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Abstract
This thesis deals with the realization of hardware that is capable of computing algo-
rithms that can be described using the theory of polynomial cellular neural/nonlinear
networks (CNNs). The goal is to meet the requirements of an algorithm for predict-
ing the onset of an epileptic seizure. The analysis associated with this application
requires extensive computation of data that consists of segments of brain electrical
activity. Different types of computer architectures are overviewed. Since the algo-
rithm requires operations in which data is manipulated locally, special emphasis is put
on assessing different parallel architectures. An array computer is potentially able to
perform local computational tasks effectively and rapidly.
Based on the requirements of the algorithm, a mixed-mode CNN is proposed. A
mixed-mode CNN combines analog and digital processing so that the couplings and
the polynomial terms are implemented with analog blocks, whereas the integrator is
digital. A/D and D/A converters are used to interface between the analog blocks and
the integrator. Based on the mixed-mode CNN architecture a cellular array proces-
sor is realized. In the realized array processor the processing units are coupled with
programmable polynomial (linear, quadratic and cubic) first neighborhood feedback
terms. A 10mm2, 1.027 million transistor cellular array processor, with 2   72 pro-
cessing units and 36 layers of memory in each is manufactured using a 0.25µm digital
CMOS process. The array processor can perform gray-scale Heun’s integration of spa-
tial convolutions with linear, quadratic and cubic activation functions for 72   72 data
while keeping all I/O operations during processing local. One complete Heun’s itera-
tion round takes 166.4µs, while the power consumption during processing is 192mW.
Experimental results of statistical variations in the multipliers and polynomial circuits
are shown. Descriptions regarding improvements in the design are also explained.
The results of this thesis can be used to assess the suitability of the mixed-mode ap-
proach for implementing an implantable system for predicting epileptic seizures. The
results can also be used to assess the suitability of the approach for implementing other
ii
applications.
Keywords: Mixed-Mode Integrated Circuits, Analog Arithmetic Circuits,
(Polynomial) Cellular Neural/Nonlinear Networks, CMOS, Discrete-Time Systems,
Cellular Array Processors
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Chapter 1
Introduction
1.1 Motivation
The minimum feature sizes of advanced silicon processes have decreased in a pre-
dictable way for decades. According to the ITRS, this development is predicted to
continue for several years. For example, it is estimated that the printed gate length
in microprocessor-unit (MPU) products will be 35nm in 2007 [1]. This scaling down
affects the design of digital processors in several ways: the number of transistors that
can be fitted into a die increases, the maximum clock rate increases, and the dynamic
power consumption decreases. Another way of improving processor performance is
by moving towards parallel architectures. Due to architectural improvements in serial
data processors, several instructions can be processed during one clock cycle.
In some applications, the algorithm is either inherently (for example image pro-
cessing tasks), or can be converted into a form that is suitable for computation in an
array processor. In an array processor, the processing units and memory are distributed
in a regular parallel formation and local computation is performed. The regularity of
the array makes the prediction of delays easier and reduces memory access times.
This allows the full potential of advanced silicon processes to be utilized more easily.
Array processors can be realized using digital or analog computational blocks or by
combining both. The parallel computing power of an array processor may act as an
enabling technology for new applications.
Cellular neural/nonlinear network (CNN) theory can readily describe convolution-
based local operations; it also proposes an architecture for realizing a parallel com-
puting device. The state of a cell in a CNN is updated by using initial data, con-
trol terms and continuous-time spatio-temporal convolutions that are controlled by a
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nonlinear activation function (conventionally a PWL function) of the cell state. The
use of a CNN has been proposed for various applications in which the capability of
manipulating data locally at a high speed is required. Examples of potential CNN
applications are low-bit rate video coding [2], [3], visual computers with combined
sensing and processing [4] and digital error correction [5]. In a polynomial CNN, the
activation function is a polynom. The use of polynomial CNNs has been proposed
for displacement vector estimation [6], for 3D modeling of soil [7] and for analysis
of brain electrical activity in epilepsy [8]. The realization of the polynomial terms
introduces new challenges to the implementation. In this thesis, realization of a cel-
lular array processor for computing algorithms that can be described using the theory
of polynomial CNNs is studied. The realization seeks to meet the needs of the al-
gorithm for analyzing brain electrical activity in epilepsy. The algorithm has been
developed by Prof. Tetzlaffs group in Johann Wolfgang Goethe-University in Frank-
furt. A long-term goal is to implement an implantable system that can predict the
onset of an epileptic seizure and possibly prevent it by using automatic pharmacolog-
ical means. An array computer may be suitable for doing the computational tasks of
the algorithm effectively and rapidly. Algorithm developers can use the results of this
thesis to assess the applicability of the realized cellular array processor.
1.2 Research Contribution
The research in this thesis focuses on the hardware realization of a cellular array pro-
cessor for analyzing brain electrical activity in epilepsy. Since the weights (couplings
between processors) are programmable, a similar type of design can be applied to
other applications that are modeled with the aid of a polynomial CNN. The work to-
wards completion of this thesis proceeded so that, first, the special features of the
epilepsy prediction algorithm were highlighted and potential realization alternatives
were assessed and, second, a realization architecture was chosen and a cellular array
processor was designed and manufactured. Finally, the performance of the individ-
ual circuit blocks along with the system-level performance was measured. Most of
the measurements were carried out using a PCB measurement board. All the work
towards this thesis was carried out independently by the author under the guidance of
Prof. Ari Paasio and supervision of Prof. Kari Halonen.
The main research contribution of this thesis is the introduction of a mixed-mode
CNN that can be used to realize an autonomous polynomial CNN. The mixed-mode
CNN stores data robustly in digital domain and uses analog arithmetic circuits to
perform the multiplication and to generate the polynomial terms. In a mixed-mode
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CNN, the polynomial terms can be realized using one-quadrant circuits, while a four-
quadrant operation can be achieved by digitally steering the current into a positive or
negative sum node. Another research contribution of this thesis is its description of
how a mixed-mode CNN can be realized so that global interaction is possible even
when processing partitioned data. Some building blocks of analog array computers
were described in Reference [9] and an analog polynomial CNN was investigated in
References [10] and [11]. The theory of polynomial mixed-mode CNNs was described
in References [12]- [16]. Selected circuit blocks and measurement results of the im-
plemented cellular array processor were reported in References [17]- [19]. A large
portion of the implementation and measurement results of the cellular array processor
(Chapters 5 and 6) has not been reported outside this thesis. However, with regard
to this, two papers have been accepted for publication (References [20] and [21]) and
one has been submitted (Reference [22]). The work towards this thesis has also con-
tributed to the publications of References [3] and [23]- [31].
1.3 Organization of the Thesis
This thesis is organized into seven chapters as follows. Chapter 1 serves as an in-
troduction to the topic, while Chapter 2 reviews selected processor architectures and
demonstrates a trend towards parallel architectures.
Chapter 3 describes how analysis of brain electrical activity in epilepsy can be
used to predict an epileptic seizure, and shows how such a seizure can be predicted
using a polynomial CNN. The requirements of hardware that could be used to realize
the algorithm are identified.
Chapter 4 depicts the mixed-mode CNN architecture. It describes how the archi-
tecture can cope with the requirements of the epilepsy application. The choice of the
integration method and the resolutions of the ADCs and DACs are studied. This chap-
ter also shows how a mixed-mode CNN can be designed so that partitioned data can
interact globally.
The network level design of the implemented cellular array processor is shown in
Chapter 5, which also describes the design of the digital parts and the layout design.
The design of the analog arithmetic circuits and the data converters is also covered,
and measurement results are shown.
Chapter 6 describes how the performance of the mixed-mode CNN could be im-
proved when more advanced silicon processes are used. Finally, Chapter 7 concludes
the thesis.
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Chapter 2
Towards Parallel Architectures
There are basically two ways of increasing the computing speed of a processing de-
vice: either an individual operation is executed faster or several operations are ex-
ecuted simultaneously (in parallel). Naturally these two methods can be also com-
bined: simultaneous improvements in architecture and technology have yielded great
improvements in processing power. This chapter overviews different processor archi-
tectures that utilize parallel computing. The purpose is to illustrate, on the basis of
the brief descriptions, the diversity of the different approaches. The processor types
described in this chapter are meant to do different tasks and they handle different types
of data. Therefore, comparisons between the approaches are not made.
Section 2.1.2 shows that general-purpose processors also utilize parallel comput-
ing. However, increasing the number of operations that are executed in parallel is
rather involved. In applications in which the data is manipulated so that only local
operations are performed on the data, processing in parallel is easier. In this case,
the processors can be arranged in an array and the memory can be distributed among
the processors. Sections 2.3-2.6 describe different architectures that are highly par-
allel and in which most available operations are limited so that data is manipulated
only locally. In applications in which data can be processed with a massively parallel
system, and in which the accuracy requirements are moderate, it may be beneficial to
utilize analog parallel processing [1]. Sections 2.4 and 2.5 show examples of proces-
sor architectures that are designed for analog and/or mixed-mode computing. Section
2.6 overviews the cellular neural/nonlinear network (CNN) paradigm and CNN real-
izations. CNN theory can be used to describe many local processing tasks but it also
proposes an architecture for realizing an array processor.
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2.1 Computing Speed of General Purpose Processors
This section describes some of the efforts that designers are taking to improve the
processing speed of general purpose processors (e.g. microprocessors and DSPs).
The development of silicon processes and the introduction of new logic gates are key
factors in improving the execution time of a single operation. Architectural improve-
ments are essential when parallelism of computing is increased. In Subsection 2.1.3, a
new concept called network on chip (NoC) is described. An NoC is a network of pro-
cessing resources and memory that communicate asynchronously using a standardized
protocol.
2.1.1 Computing Speed due to Development of Technology
The scaling down of minimum transistor sizes that has been ongoing for decades has
enabled the use of higher clock frequencies, due to, for example, reduced parasitic
capacitances. Consequently, the execution time per operation has shortened. Together
with architectural improvements, this has almost guaranteed great improvements in
processing performance. Today, the maximum clock speeds allowed by processes
are difficult to achieve. Processor designers are devoting a lot of effort to planning
a clock distribution that guarantees synchronous operation [2]. De-skew circuits, for
example, are used locally to adjust the skew to cope with processing or temperature
variations [3], while on-chip RC-filters are used to reduce clock jitter [4]. As ASIC
designers may not have the means or resources with which to plan the clock distribu-
tion so precisely, it is getting more and more difficult to fully utilize the promise of
the improving silicon processes.
2.1.2 Parallel Operation in General Purpose Processors
General purpose processors are traditionally based on serial data processing. How-
ever, several different means are used to make the inherently serial processing devices
more parallel. An important concept utilized is the design of instruction sets towards
high instruction level parallelism. In such a design method, the appearance of control
operations and data accesses are predicted and speculated and executed in parallel.
In IA-64, six instructions per clock can be run in parallel [5]. If the instruction level
parallelism is low, chip multiprocessing can be used. In Reference [6], a single-chip
multiprocessing system with eight processor cores was described. A protocol-based
interconnect was used to connect the parts of the multiprocessing system. In Refer-
ence [7], a two-processor SIMD-type chip utilizing chip multiprocessing was shown
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with a shared dual-port cache. In the chip multiprocessor systems, a lot of effort has
to be put into memory sharing. In supercomputers, a very large number of processors
is used in parallel. In Reference [8], a supercomputer is composed of two-processor
SoCs that are assembled in a three-dimensional formation with six bi-directional links
between each computing node. The architecture targets processor counts of 10000-
100000 per system. In inherently serial general-purpose processors, the applications
and instruction sets must be coded so that full use can be made of the permitted parallel
operations.
2.1.3 Network on Chip
2.1.3.1 Motivation
Global communication on chip is getting more expensive in terms of processing speed
and power consumption. This is because the delays of global interconnects are be-
coming more and more significant relative to gate or local interconnect delay when
proceeding towards smaller gate dimensions [9]. The design of synchronous systems
with high global clock speeds is also becoming increasingly difficult because the TOF
of a signal is upper bounded [10]. The global interconnects can be made faster if
repeaters are used but this increases the power consumption. Therefore, it would be
beneficial to use parallel processing units that avoid communicating globally.
2.1.3.2 Network on Chip Platforms
Network on chip (NoC) is a platform-based design method for building systems on
chips [11]. It is an attempt to bring the potential of the development of technology
and the promise of massive parallel processing more easily available. In a platform
based NoC design different abstraction levels (layers) are used to describe the com-
munication among computing resources. Once a platform has been constructed, the
designer can rely on the pre-determined layers. Compared to an ad hoc approach,
the design task is greatly simplified. The processing resources and communication
resources can be built on a mesh, for example, leading to a scalable architecture and
predictable electrical properties. In [12] a packet switched platform is used for the
communication between computing resources. In this design a communication switch
is connected to a computing resource and four neighbor switches. Different network
topologies and memory arrangements are under active study and performance models
are being developed to compare, for example, different memory module organiza-
tions [13]. The concept of NoC is still quite a new research topic, but, in addition to
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many conceptual propositions, hardware realizations also exist. In Reference [14], for
example, an NoC with an ARM8 processor and 21 parallel satellite processors was re-
alized on a Pleiades platform [15]. The processors are locally synchronous and global
communication is asynchronous. The communication between the resources is based
on a protocol. It is likely that, in the DSM era, large ASICs will not be built from
scratch but on a platform that makes the utilization of silicon resources and design of
data transfer easier for the designer.
2.2 Bit-Serial Processing
In bit-serial processing, words of different lengths are manipulated serially. The ad-
vantages of bit-serial processing are that the word length is not fixed and that it only
requires hardware to compute bit operations with one-bit output. Therefore, compared
to an ALU of full word length the amount of hardware is greatly reduced. However,
the hardware is reduced at the cost of processing speed. The speed reduces with the
word length because processing words with a length larger than one bit takes several
clock cycles. Also, even if the range of available operations is broad, the more com-
plex operations take many more clock cycles to execute. Multiplication, for example,
takes a lot longer than addition.
2.2.1 Computational RAM
In a computational RAM (C  RAM)1, the processing elements are distributed within
memory [16]. The basic idea is to utilize the high internal bandwidth of a digital
memory by inserting processing elements to one or more columns of memory. This
leads to a small area penalty compared to a conventional memory. This way, a compact
SIMD-type computer can be constructed. Figure 2.1 shows a bit-serial processing unit
in a C  RAM 2.1. Each memory can access a certain address space, in this case a
column of memory. The ALU is made of a multiplexer in which an eight-bit global
instruction is multiplexed to a one-bit output using the contents of registers X , Y and
the output of the memory. The output of the ALU can be written to write-enable
register Z, to memory and/or it can be shifted left or right. The write-enable register is
used to write the memory conditionally and the shift left and right operations enable
communication with neighboring processing elements. The applications of a C  RAM
are in, for example, DSP, image processing and computer graphics. Currently, more
1Also known as DSP-RAM
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Figure 2.1 Bit-serial processing unit in a C  RAM [16].
computing power in a more compact area is being sought by considering 3D C  RAMs
in which individual C  RAMs are stacked and connected with 3D vias [17].
2.2.2 Near Sensor Bit-Serial Image Processing
Near sensor image processing (NSIP) [18] aims to perform computationally intensive
processing operations next to the sensor. This way only the significant image data is
conveyed out of the chip as feature vectors and the I/O bandwidth is greatly reduced.
Also in NSIP, the image acquisition can be locally controlled by the logic, i.e. adap-
tive exposition times are possible. In the NSIP image processor of [18], each sensor is
accompanied by a bit-serial processing unit. The core of the bit-serial NSIP is the sen-
sor, the output of which is compared to a threshold value and one bit of information is
conveyed to the logic. Since the readout is nondestructive, consecutive binary readouts
are possible. Consecutive samples of binary data yield gray-scale information. Each
processing element (PE) is 4-connected to its nearest neighbors2. Masked logic AND
operations can be performed for the neighborhood. The logic allows for fast intra-
PE asynchronous propagation. In addition to this, each PE has a bit-serial processor
and digital memory. Using the combination of the sensor and PE, various image pro-
cessing operations are possible. Available operations include gray scale morphology,
histogram equalization, global OR, pixel-level A/D conversion and adaptive exposure
time.
2See Section 2.6 for definitions.
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2.3 Content Addressable Memory
In a conventional memory data is accessed on the basis of address, independently from
the data stored in the memory. A content addressable memory (CAM) works so that
given a data word as input, a CAM provides one or more addresses in which a fully
or partially matching data is located. The search operation of a CAM, explained, for
example, in [19], is illustrated in Figure 2.2. The argument register contains the data
to be matched with contents of the memory, while the mask register is used to iden-
tify which bits take part in the comparison. The contents of the memory are matched
and the responses are stored in a register. If there are multiple hits, a resolver decides
which hit is chosen. The matching can be performed fully parallel for each data word,
serially, or, by software. Naturally, the fully parallel realization is the fastest. A CAM
is a convenient way of realizing, for example, lookup tables. Also, they have been
designed for high speed switching/routing in communications applications. In [20], a
fully parallel 2.5Mb CAM, for example, was realized for use in a 2.5Gb/s ATM. In a
content addressable memory, parallel write functions can also be included to comple-
ment the CAM search functions. These features extend the range of applications of
these associative processors to different image processing applications [21]. DTCNN
(see Section 2.6) and morphological operations, for example, can be performed by
combining search, read, write, data transfer and hit-flag operations.
2.4 Artificial Neural Networks
A neural network is a combination of simple processing units in parallel that can
store experiential data (obtained through learning) in terms of strengths of connec-
tions (weights) between the processing units [22]. Artificial neural networks (ANNs)
are man-made realizations of neural networks. Most commonly ANNs are realized
with software that is run in conventional computers, but dedicated hardware can also
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be used. The definition of neural networks shown above is rather general and ap-
plies to many different parallel processing architectures, such as those in Section 2.6
(CNN), for example, if the weights are selected by learning. As the number of synaptic
connections on chip increases, so does the number of weights that have to be learned
and stored. This impedes analog implementations especially, because of the lack of
compact analog memories with fast write operations. Mixed-mode implementations
are potential alternatives to digital realizations. In [23], the control as well as the long-
term storage of weights is digital. The computation is analog and the analog weights
are periodically refreshed using D/A converters. The learning of weights can be per-
formed either outside the chip or on chip. In [24], for example, the back propagation
algorithm was realized on chip. ANNs are a powerful tool in, for example, the analysis
of outputs of sensory arrays. Due to their ability to generalize, real-time classification
of multi-channel data is possible.
2.5 Analog/Mixed-Signal Array Processing
This section overviews some analog/mixed signal array processor types that have been
proposed for real time processing. In an array processor a multiple of processing units
is arranged into an array. Usually the array is two dimensional. A large spectrum of
different approaches has been proposed. The programmability, for example, and the
type of data that can be processed, varies. This makes a direct comparison of these
array computers difficult.
2.5.1 SIMD Array Composed of Analog Microprocessors
An analog microprocessor (AµP) attempts to combine digital programmability with
analog arithmetic. The elementary instructions are as in a digital µP, but they are
realized using analog means. In Reference [25], analog registers, analog ALU and
analog comparison operations were realized using analog switched-current memories
and processing elements. A SIMD-type processor can be constructed by arranging
AµP units in an array. References [26] and [27] describe a 21   21 SIMD array com-
posed of AµPs. An individual AµP can transfer data to/from its nearest neighbors.
Also, a digitally programmable multiplier based on binary weighted currents is in-
cluded in each AµP. Therefore, convolution-type operations are possible. The SIMD
array also features easy digital programmability and an image sensor is included in
every AµP. Consequently, the AµP SIMD array is another candidate for near sensor
image processing.
14 Towards Parallel Architectures
2.5.2 Analog Multiple Instruction Multiple Data Processing
An example of analog multiple instruction, multiple data (MIMD) image processor
is given in [28]. In this design an 80   78 sensor array is partitioned into four sub-
arrays of 40   39. Each sub-array of sensors can be read simultaneously, each sensor
has three outputs. One processing unit is allocated for each sub-array. Convolution
operations with 3   3 masks are computed by shifting an active pixel area over the sub-
array. Selected currents of the pixels in the active area are summed in row and column
directions. The processing unit performs simultaneously five different operations to
the input currents that are provided by the sub-array. Large convolution masks can be
processed using a combination of 3   3 convolution masks. However, the elements
of the convolution masks cannot be independently programmed. Independent of the
mask size, the programmability is limited to two different sub-fields of coefficients.
2.5.3 Mixed-Mode Array Processor Using A/D/A Multipliers
Reference [29] depicts a mixed-mode array processor in which each processing unit is
4-connected to its nearest neighbors with an analog bus. A processing unit resembles
that of the AµP. An ALU, a sample and hold unit and switches are included. What
is different in this design is that the ALU performs multiplication and division with a
combination of A/D and D/A converters. By changing the reference voltages of the
ADC and DAC, programmable multiplication and division are possible. The fact that
the ALU in this design only has one multiplier/divider slows down the convolution
operations.
2.5.4 Mixed-Mode Array Processor for Vector Matrix Multiplica-
tion
A mixed-mode array processor for performing vector-matrix multiplication was shown
in [30]. In this design, the data is stored in DRAM cells in a bit-parallel form, i.e. one
row of data in the matrix is represented by the word length of rows of the DRAM.
In this design, the data is stored digitally, analog one-bit multiplications and charge
summations are performed and the results are combined with an ADC. The vector is
unary coded. The computation is based on accumulating the charge that results from a
multiplication of two one-bit binary numbers. The charge on each row is accumulated
as a result of a multiplication with a unary vector. A delta-sigma (∆Σ) modulator is
used to combine the partial results of the unary vectors. The final result is obtained by
combining the results of the ∆Σ ADCs.
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2.5.5 Mixed-Mode Nonlinear Oscillator Networks
Reference [31] proposed a nonlinear oscillator network hardware for performing resis-
tive fuse computing to extract regions of image. The 8-connected 3 nonlinear oscillator
cells are arranged into a grid, each corresponding to a pixel of image. A region of im-
age is identified by coherent firing of the oscillators. Each oscillator cell is provided
with nonlinearly modulated current sources. Using pulse width and phase modulation
techniques to switch the nonlinearly modulated current sources ON and OFF, an input
voltage is nonlinearly mapped into an output voltage. Reference [31] also suggests
the use of pulse modulation techniques to realize the programmable weights. Refer-
ence [32] describes a nonlinear oscillator network realization with 50   50 oscillators
in parallel. In the realized circuit, the weights were realized using digital hardware.
2.5.6 Dedicated Analog Computing Arrays for Image Processing
Reference [33] suggests that an array processor can be built of processing units with
several dedicated computing cores. The processing tasks are separated into different
categories and dedicated circuitry is optimized for each category. According to [33],
using this approach is more likely to lead to more compact hardware than using a
general-purpose analog computational core, since different processing tasks may re-
quire different qualities from the hardware. Convolution operations with bipolar I/O,
for example, require less accurate realizations than circuits for computing gray-scale
convolutions. When using separate cores, the accuracy of the core for processing
bipolar data could be relaxed and a higher programming and computing speed could
be obtainable. Circuit realizations could also be optimized by reducing programma-
bility. Even, for example, if the programmability of a convolution mask were to be
reduced, many important operations could still be computed. In Reference [33], differ-
ent computing cores were suggested for bipolar I/O convolutions, linear spatial filters,
ranked order spatial filters and nonlinear fuzzy-type processing (for example, gradient
and tent map). If all these computing cores were included in a processing unit, the
area would grow considerebly. Therefore, the type and quantity of computing cores
should be defined by the requirements of the particular application to be used. In Ref-
erence [34], processing units composed of dedicated computing cores were suggested
for performing video sequence segmentation. Dedicated processing cores can be made
of simple analog primitives. Consequently, low operating voltages can be used.
3See Section 2.6 for definition.
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2.6 Cellular Neural/Nonlinear Networks
The cellular neural/nonlinear network [35] paradigm is a hardware-oriented theory
that can very conveniently describe many operations in which data is manipulated
locally. CNNs are composed of locally connected processing units (cells) arranged in
a regular grid. The definition of a neural network given in Section 2.4 applies to CNNs
if the weights are chosen by learning methods. Otherwise it is customary to refer to
cellular nonlinear networks. This section gives some basic definitions used in array
computing, followed by CNN theory and realizations.
2.6.1 Definitions
In this section, some general definitions relating to array processing are given. The
definitions can be used in the context of CNNs, but they can be applied to other types
of array computers as well. An individual processor that the processor grid is com-
posed of can be called, for example, a cell, a processing unit or an elementary pro-
cessing unit, depending on the realization. In this section, it is denoted a cell.
2.6.1.1 Array Dimension and Type
The cells in array processors are usually arranged in one- or two-dimensional grids
because planar silicon processes are not well suited for grids of higher dimensions.
Cells in two-dimensional arrays can be arranged in grids of different typologies, such
as rectangular and hexagonal. Out of these, it is most common to arrange the cells
in rectangular grids. In this thesis, only rectangular grids are considered. Therefore,
an individual cell among an M   N network of cells can be identified by Ci  j where
i 	 1

M  ; j 	 1

N  . M is the number of rows and N is the number of columns.
2.6.1.2 Neighborhood and Connections Between Cells
The cells in an array processor can usually interact directly only with selected cells
in their close proximity, i.e. neighborhood cells. The neighborhood of cell Ci  j is
a collection of cells that are within a sphere of influence of cell Ci  j, the radius of
influence being Rn. The Rn-neighborhood of cell Ci  j consists of cells Cm  p where
m  i  k 

Rn  1  , p  j  l 

Rn  1  , k 	 1  2Rn  1  and l 	ﬀ 1  2Rn  1  . If
cell Ci  j is directly connected to all cells in the neighborhood, it is 8-connected. In
a 4-connected network cell Ci  j is connected to those neighborhood cells that are in
the same row and/or column as cell Ci  j. Other connectivity patterns are also possible.
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a)ﬁ b)ﬂ
Figure 2.3 Figure 2.3a) shows a first-neighborhood, 8-connected network. Figure 2.3b) shows
a network in which the cells are 4-connected to cells in a second neighborhood. The gray cells
are directly connected to the black cell. The dashed rectangles are border cells.
Figure 2.3a) shows a network in which the cells are 8-connected to the first neigh-
borhood. The black cell, for example, is directly connected to the gray cells. Figure
2.3b) depicts a 4-connected, second-neighborhood network. Again, the gray cells are
directly connected to the black cells. Looking at Figure 2.3b) it can be seen that direct
connections to a large neighborhood lead to problems in the wiring. In addition to
the M   N active cells, conditions at the border of the cell grid have to be determined.
The dashed rectangles in Figures 2.3a) and b) denote the border cells (virtual cells).
Boundary cells are active grid cells that are directly connected to border cells, while
edge cells are boundary cells that are located next to border cells. Active-grid cells
that are not boundary cells are denoted regular cells. The border cells are used to cre-
ate a correct boundary condition for edge cells. Cells can also have an indirect effect
on each other. This occurs in operations in which information propagates through the
directly connected cells. Global interaction is possible through propagation of local
events that can proceed in the processor grid.
2.6.1.3 Convolution-Type Operations
Many array computers can perform convolution-type operations in which the size of
the convolution mask is defined by the direct connections to the neighborhood. The
convolution mask (template) for an 8-connected, first-neighborhood network is
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Ai  j 
ﬃ
 
A1  1 A1  2 A1  3
A2  1 A2  2 A2  3
A3  1 A3  2 A3  3
!#"
$

(2.1)
where Ak  l are the interconnection strengths (weights). The weights can be programmable
or fixed. If Ai  j is the same for all i

j, the convolution mask is said to be space-
independent. In hardware realizations, space-independency of the coefficients is de-
sirable because, in that case, collective programming of weights is possible.
2.6.2 Theory of Cellular Neural/Nonlinear Networks
2.6.2.1 Continuous-Time CNN (Original Model)
A cellular neural network (CNN) [35] can be described as a collection of regularly
arranged identical analog processing elements (cells). The cells are directly connected
to selected cells in the neighborhood. Each cell Ci  j has a state xi  j and a constant input
ui  j. These, together with directly connected neighborhood cells, define the output of a
cell, namely yi  j. Assuming first neighborhood and that the templates are programmed
space-independently, the dependence of the cell state on the outputs and inputs of
neighborhood cells can be expressed by the cell state equation [35]
C dxi % j  t dt &
1
R xi  j

t ' ∑3k ( 1 ∑3l ( 1 Ak  lym  p

t 
 ∑3k ( 1 ∑3l ( 1 Bk  lum  p

t ' I

(2.2)
where m  i  k  2, p  j  l  2. Terms Ak  lym  p

t  and Bk  lym  p

t  describe the
strength by which cell Cm  p affects cell Ci  j. A and B are space-independent feedback
and feedforward templates. If the feedforward template is zero, the CNN is called
autonomous. Also shown in Equation 2.2 are constant terms C and R and a constant
biasing term I. In [35], the activation function (relationship between xi  j and yi  j) is a
piecewise linear function
yi j

t ) f  xi  j

t *+
1
2 ,.-
-
xi j

t ' 1
-
-

-
-
xi j

t / 1
-
- 021
(2.3)
In analog circuit realizations, the output nonlinearity resembles a unity gain sigmoid
yi j

t ) f  xi  j

t *+
2
1  e 3 4xi % j  t 
 1

(2.4)
which is a continuous function that approximates Equation 2.3. Commonly used bor-
der conditions for an M   N network with i 	
 1

M  , j 	 1

N  are defined as follows:
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If the states, inputs and outputs of the border cells are fixed, the border condition
is denoted fixed (Dirichlet) boundary condition. The border-cell states in a cyclic
(toroidal) boundary condition are defined as xi  0  xi  N , xi  N 4 1  xi  1, x0  j  xM  j and
xM 4 1  j  x1  j. The inputs and outputs of the border cells are defined similarly. In
zero-flux (Neumann) boundary condition the states of border cells are xi  0  xi  1,
xi  N 4 1  xi  N , x0  j  x1  j and xM 4 1  j  xM  j. Again, the inputs and outputs of the
border cells are defined similarly; for example, yi  0  yi  1.
2.6.2.2 CNN Universal Machine
In a CNN universal machine (CNNUM) [36] the capabilities of the original CNN
are improved by adding new functionalities to the cell and by introducing a global
analogic programming unit (GAPU). Digital memory, Boolean logic and control logic
are added to the cell. Also, analog memories and the means to perform functions to
the contents of the analog memories are included in the cell. The GAPU contains
means to store different templates and logic programs. It also stores different switch
configurations and contains a unit that controls all global operations. The GAPU can
be programmed to run sets of templates and logic operations. Therefore, a CNNUM
can be used to run complete CNN algorithms.
2.6.2.3 Polynomial CNN
In a polynomial CNN, the couplings between cells can also be polynomial functions
of cell input and output [37]. For example, the state of a polynomial CNN with first-
and second-order polynomial terms of activation function f  xi j  is defined as
C dxi j  t dt 5
1
R xi j

t ' ∑3k ( 1 ∑3l ( 1 6 A  1 k  l ym  p

t 7 A  2 k  l y
2
m  p

t 98
 ∑3k ( 1 ∑3l ( 1 6 B  1 k  l ym  p

t ' B  2 k  l y
2
m  p

t  8  I

(2.5)
where A  1  , B  1  , A  2  and B  2  are the first and second order polynomial feedback and
feedforward templates.
2.6.2.4 Full Signal Range CNN
Reference [38] proposed a CNN to be realized so that both the state and output of a cell
are truncated between -1 and 1. The use of this full signal range (FSR) CNN somewhat
changes the CNN dynamics. The FSR model has a couple of important benefits when
it comes to the realization of CNNs. Firstly, the dissipative term  1R xi  j

t  in Equation
2.2 can be realized by subtracting the self-feedback term A2  2 by unity. Secondly, since
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the state and output are equal, there is only one time constant in the cell. Furthermore,
the whole state swing can be reserved for states between -1 and 1.
2.6.2.5 Discrete Time CNN
Reference [39] proposed a discrete-time CNN (DTCNN). It was defined as having
continuously valued inputs and weights and a bipolar output. A CNN that performs
discrete-time integration can be defined also in a more general way. The time-discretized
rate of change state of a first-neighborhood FSR DTCNN cell can be defined as
∆xi  j

n +
3
∑
k ( 1
3
∑
l ( 1
Ak  lxm  p

n 7 Bk  lum  p

n 9: I
1
(2.6)
The state x

n  1  is determined by updating x

n  with a fraction of ∆xi  j

n  . This can
be realized in an analog discrete-time CNN or in a digital CNN. In a digital DTCNN
the state can be updated using several different digital integration methods such as
Euler’s method, Heun’s method or Runge-Kutta method4.
2.6.3 CNN Realizations
2.6.3.1 Analog CNN
CNNs have been realized on the basis of both the original model and the FSR model.
Reference [40] describes a 20   20 analog CNN that is realized using the original CNN
model. The first-neighborhood, 4-connected cells interact via differential transcon-
ductance multipliers. However, the largest realizations so far are based on the FSR
model. Reference [41] describes a CNN realization with 128   128 cells. One transis-
tor, four-quadrant multipliers are used to realize the couplings between cells. Image
sensors are also included in the cells and therefore the chip is capable of NSIP-type
computing. There are also more exotic CNN realizations. An analog CNN realization
that has two layers of active cells is described in Reference [42]. The layers are cou-
pled and the time-constant of the other layer can be programmed. The combination of
the two coupled layers can model complex spatio-temporal dynamics.
2.6.3.2 Digital Emulated CNN
A CNN can also be realized digitally. In digital realizations, the cells are less compact,
and therefore the number of cells is smaller than in analog realizations. The benefits
of digital realizations are their suitability for mainstream digital technologies, good
4See Section 4.1.2 for more details on these integration methods.
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accuracy and robust digital storage. An example of a digital CNN realization is shown
in Reference [43]. It emulates the FSR CNN by integrating spatial convolutions with
Euler’s method. Twenty four cells are included on chip. Some on-chip memory is
included in the emulated CNN so that the I/O bottleneck between the memory chip
and CNN chip is eased. Due to variable precision, the computing speed can be traded
for precision.
2.6.3.3 Positive Range High Gain CNN
A positive range high-gain CNN uses a positive range high-gain sigmoid (threshold
function) as the activation function. Cells in this kind of CNN have bipolar I/O, but
the templates are continuously programmable. It can compute threshold logic opera-
tions for neighborhood cells. If there is no need for gray-scale operations, having the
threshold function as the activation function greatly simplifies the analog design . A
multiplier, for example, can be composed of a current source and switches [44].
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Chapter 3
Algorithm for Analyzing Brain
Electrical Activity in Epilepsy
3.1 Background
Epilepsy is a chronic disease in which the patient suffers from seizures that weaken
awareness and sensation and cause involuntary movements and spasms. About one
percent of all people in the world have epilepsy [1]. The seizures are caused by tem-
porary electrical disturbances in the brain. Epilepsy does not influence a person’s
intelligence; between seizures most people that have epilepsy can, in principle, live a
normal life. However, surgical therapy and anti-epileptic drugs do not provide control
over epilepsy for 25% of patients [1]. A sudden epileptic seizure while the patient is in
a dangerous place or driving a car, for example, may lead to serious injury. If the onset
of an epileptic seizure could be predicted minutes before the seizure, the patient would
be given an opportunity to seek a safe place. A portable, possibly implantable, device
might also help mitigate or prevent an epileptic seizure by automatic pharmacological
or electrotherapeutic means.
3.1.1 Prediction of the Onset of an Epileptic Seizure
Various different methods that could be used to predict the onset of an epileptic seizure
are being actively researched. Some of the research activity is overviewed in [1]. A
common factor in these methods is that they require computation of demanding al-
gorithms for a large set of data. The data set has to be large because it is difficult
to distinguish meaningful and reliable characteristics from short data segments. Fig-
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Figure 3.1 A segment of EEG with 5000 samples.
ure 3.1 shows a segment of 5000 samples of EEG during a seizure-free interval. The
task of predicting an epileptic seizure could be characterized as extracting essential
information from among noisy data without knowing exactly what the essential infor-
mation is. The following description shows one prominent analysis method that aims
at predicting the onset of an epileptic seizure.
Recent advances in research of epileptic seizures have shown that, by performing
nonlinear time series analysis for invasively recorded samples of single-channel EEG,
changes in brain electrical activity can be characterized and used for the prediction of
the onset of an epileptic seizure [2], [3]. The analysis is based on the observation that,
minutes before the seizure takes place, the epileptic area of the brain goes into a lower
complexity state. The state is characterized by a measure called effective correlation
dimension De f f2 . In Reference [2], samples of EEG ( fs  173Hz) were invasively
recorded from the epileptic area, converted to digital, and low-pass filtered. Dimen-
sion De f f2 was determined from half-overlapping segments of EEG with 30s duration.
The number of samples MN that De f f2 is determined from affects the maximum obtain-
able dimension so that D2

max ; 2log10

MN  . In [2], the number of samples MN was
over 5000. This number of samples was chosen as a compromise between reliability
of the dimension and computational effort. Vectors Xm

i  of length m, m 	< 1

30  were
formed from samples of EEG v

i  ; i 	 1

MN  , using the method of delays
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with a fixed delay τ. The vectors were used to compute correlation integral
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where H is the Heaviside (threshold) function and r is a radius that is assigned Nr
values between lower bound rl and upper bound ru. The maximum norm was used
to describe the difference between vectors Xm

i  and Xm
 j  . The derivative of the
correlation dimension
C B
m

r  
d log2 Cm

r 
d log2 r
(3.3)
was used to compute an estimator of De f f2 , the estimator being
D  
1
Nr
ru∑
r ( rl
C
B
m

r DC (3.4)
The upper and lower bound rl and ru were selected on the basis of the derivatives
of the correlation dimension with different values of m. Using the estimator D  the
effective correlation dimension was determined with
De f f2 FE
D 

Du 
if D 
;
D2 max and Nr G 5
else
1
(3.5)
Consecutive values of the effective correlation dimension were recorded. The dimen-
sion profile obtained was compared to a threshold. If the dimension remained below
a threshold value for a certain number of samples, this was interpreted as a low com-
plexity of the dimension, and, furthermore, a precursor of an epileptic seizure.
The correlation integral of Equation 3.2 is computationally demanding since a
double summation of thresholded vector norms needs to be computed. Effective com-
putation of the correlation integral using a workstation was discussed in [4]. However,
in order to build a portable system that could be used for online prediction of epileptic
seizures, a compact, low-power processing device is needed.
3.2 Analysis of EEG in Epilepsy using a CNN
Research into the analysis of EEG with a CNN is motivated by the fact that a CNN-
based realization could potentially be used for predicting the onset of an epileptic
seizure using a low-power, physically small system. Reference [5] proposed a polyno-
mial CNN for analyzing brain electrical activity in epilepsy. The benefits of describing
the EEG analysis algorithm using CNN theory are that the theory provides a conve-
nient way of describing nonlinear dynamics and that the architecture is suitable for a
parallel processor implementation. Also, fusion of information from several channels
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is possible using CNN-type computers. This may be helpful in some analysis meth-
ods. Furthermore, many of the analysis methods need to be tuned for each patient
individually; tuning may also be needed to cope with different levels of vigilance.
Tuning can be performed by altering the CNN templates.
3.2.1 CNN-Based Algorithm for Prediction of Epileptic Seizures
References [5], [6] and [7] used a polynomial CNN to estimate De f f2 with CNN-
dimension DCNN . The results showed that a CNN could produce reliable estimates
of De f f2 . In Reference [5], the CNN state equation was like that of Equation 2.5, but
the feedforward templates were zero
C
dxi  j

t 
dt &
1
R
xi  j

t '
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In Equation 3.6, symbols A  1  and A  2  denote the linear and second order polynomial
feedback templates. In References [6] and [7], the use of higher polynomial orders
and the second neighborhood was also investigated. Reference [5] used the unity gain
sigmoid of Equation 2.4 as the output nonlinearity, whereas, in [6] and [7], the piece-
wise linear output nonlinearity (Equation 2.3) was used. Different border conditions
were also used in [5] and [6]. In all cases, CNN-dimension DCNN was determined with
data segments that contained 5184 samples of EEG. The data was written as the initial
cell states of a 72   72 CNN. Consequent samples were loaded to the network pixel by
pixel, row by row. After applying a transient with the CNN, the average of the outputs
of the cells yielded the CNN-dimension DCNN . The task of the CNN in determining
DCNN can be described as an extraction of essential information from among data
in which the data units are not topographically arranged. Therefore, no input/output
mapping is available for the determination of the weights. Other methods, such as
evolutionary learning [8], were therefore used to determine the weights. The DCNN
templates have to be determined individually for each patient. In [7], it was shown
that the learning of DCNN templates can take more than a hundred thousand iteration
rounds. To keep this time short, the hardware has to be capable of computing DCNN
rapidly.
3.2.2 System Requirements
Figure 3.2a) depicts a system that is composed of a processor array (CNN), a data
acquisition unit including a low pass filter, a post-processing unit and a microcontroller
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Figure 3.2 Complete system with processor array and additional components
for controlling the system. The processor array has access to voltage references and
to memories that contain the weights. The data acquisition unit provides data to the
processor array. CNN-dimension DCNN is computed once every fifteen seconds since
half-overlapping segments of 30s duration are processed. The post-processing unit is
used to average the outputs of the cells and to interpret the resulting dimension profile.
A long-term goal is to integrate the whole system on a single chip. However, currently
the focus of the investigations is on the realization of the CNN processor. Based
on the experiments of [5], [6] and [7], the realization of the CNN processor targets
a capability of processing 72   72 data, linear, second- and third-order polynomial
feedback terms 8-connected to first-neighborhood and programmable templates. The
bias value I is chosen to be zero. Therefore, 27 multipliers are needed in each cell to
realize the couplings. The cells are to have continuously valued states and outputs.
The boundary condition is left a free design parameter. Also, the required accuracy
is not specified. A miniaturized implementation of a processor with these qualities is
studied in the rest of this thesis.
3.2.3 Characteristics of the Polynomial CNN
When a CNN is considered for the determination of DCNN , it is important to stress
some issues that affect the realization. Due to the many feedback connections, it
is important that the dynamic behavior of the network is correct. Both delays and
noise can affect this. Also, long retention times in the memories are required. In the
following these characteristics are briefly overviewed.
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Figure 3.3 Feedback structure with delays.
3.2.3.1 Effect of Delays
Reference [9] shows how the stability of an ideal polynomial CNN depends on the
feedback coefficients. In a physical realization, the stability may also be affected by
delays due to parasitic capacitances. Figure 3.3 depicts the feedback structure of a
polynomial type CNN with linear, second-order polynomial and third-order polyno-
mial feedback terms. In Figure 3.3, τ
a R 1 S , τa R 2 S and τa R 3 S are used to describe delays in
the feedback paths of the first-, second- and third-order terms. Cell state is marked
by x, cell output by y and A  1 2  2 , A 
2 
2  2 and A 
3 
2  2 are the first-, second- and third-order
feedback coefficients. Blocks y2 and y3 produce second- and third-order polynomial
terms of the cell output.
Ideally, the amount of feedback should be a function of cell output at any given
time. However, there is a delay in the feedback path introduced by the multiplier and
by the blocks that produce the polynomial terms. Consider that only one feedback
template is used at a time, for example, A  3 2  2. In this case, all multipliers are controlled
by the third-order polynomial function of cell output. Therefore, a first-order approx-
imation can be made such that the delays are equal in all feedback paths. This is be-
cause the feedbacks of all terms are connected through similar paths and it is assumed
that the delays of individual paths are equal. In reality, differences between delays of
same-order feedback terms exist due to mismatches between transistor parameters that
are caused by processing variations. In practice, these differences in delays are small
compared to a typical time constant of a CNN; therefore the first-order approximation
works well.
When different order terms with dissimilar feedback paths are combined, feedback
terms can have significant differences in delays. A first-order approximation of the
state current of a cell is
Ix

t ) Ioc  Ia
R
1 S

t  τa
R
1 S 7 Ia
R
2 S

t  τa
R
2 S ' Ia
R
3 S

t  τa
R
3 S 

(3.7)
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where IOC is the sum of currents from other cells, Ia R 1 S is a linear feedback current, Ia R 2 S
is a second order polynomial feedback current, Ia
R
3 S is a third order polynomial feed-
back current and τ
a R 1 S , τa R 2 S and τa R 3 S are the corresponding delays. If the differences of
the delays are comparable to the time constant of the CNN, the dynamic behavior of
the network can change dramatically. The stability of neural networks with different
delays in the feedback paths has been studied in References [10] and [11], for exam-
ple. One way of avoiding the problem of different delays is to increase the CNN time
constant by using a larger state capacitor. Reference [12] used a CNN time constant
that was 10 times larger than the parasitic time constant. A factor of 10 was considered
large enough to make the parasitic time constants insignificant. In a polynomial CNN,
the CNN time constant should probably be at least 10 times larger than the differences
of delays in the feedback paths. This would require a lot of die area. Also, the de-
lays of different order feedback terms could be matched using suitable delay elements.
This alternative may not be straightforward to realize. In this thesis, the problem is
solved by using discrete-time integration as descrebed in Chapter 4.
3.2.3.2 Transient Noise
When designing a large array of cells for gray-scale processing, noise in the operating
voltage may also cause problems. At the start of transient, high current peaks may be
drawn from the power source and the voltage level can fluctuate significantly. Such
fluctuation can deflect the state evolution into a path that leads to a wrong energy
minimum. Stability of the network may also be a problem. Therefore, the operating
voltages should be designed to be as stable as possible. This can be achieved by using
a high-performance voltage source and by designing the power distributing network
so that high-frequency current components can be delivered. In a miniaturized system
this may not be trivial. In this thesis, discrete-time integration (see Chapter 4) is
applied. When discrete-time integration is used, transients are allowed to settle before
each iteration so that the transients do not affect the integration.
3.2.3.3 Memory Retention Time
Since a sampling frequency of 173Hz is used for loading the initial states to the 72   72
network, an initial state has to be stored for up to 30 seconds. In order to store gray-
scale information for such a long time in the analog domain, the size of the memory
element becomes large. Data can also be stored digitally outside the cell grid, but
loading a large state capacitor to its initial state before the start of processing is a
time- and current-consuming task. In this thesis, the memory retention time is not a
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problem since a mixed-mode design with static digital memories is used (see Chapters
4 and 5 for details).
3.3 Choice of Processor Hardware
The realization of a polynomial CNN for analysis of EEG is not an easy task. It should
be highlighted here that even if the algorithm is described using CNN theory, the type
of hardware that is used for the realization is left open. In this section, selected real-
ization alternatives of processors for determining DCNN are discussed. The processor
architectures to be considered are overviewed in Chapter 2. The task is to find a good
compromise between speed, die area, power consumption and accuracy.
3.3.1 Analog Alternatives
It is possible to include polynomial feedback terms to an analog CNN. In Reference
[13], circuits for producing linear and second-order polynomial terms were included
in the CNN cell. However, if an analog polynomial CNN with 72   72 cells is built, the
power consumption and die area grow large. The power consumption of the 128   128
analog CNN of [14] is about 4W. Also, the die area of the chip is 145mm2. A cell in
the circuit of [14] has 12 analog multipliers, whereas a CNN with three polynomial
orders of feedback terms contains 27 multipliers. Therefore, the power and die area
figures of the CNN of [14] and a 72   72 polynomial CNN are comparable. If the
72   72 data was to be partitioned into blocks and processed using a cell array with a
downscaled number of cells, the power consumption and die area would be reduced.
However, the determination of DCNN requires global interaction of the whole input
data.
Since the collection of 5124 samples (a segment) of EEG with fs of 173 Hz takes
30 seconds, and DCNN is determined from half-overlapping segments, DCNN is deter-
mined every 15 seconds. Therefore, even if the power consumption during processing
were 4W, the average power consumption would be rather low. However, a 72   72
analog network is unnecessarily fast for the application. Even if a high computing
speed is beneficial in learning the weights, somewhat slower approaches would be
adequate. Delays and transient noise may affect the operation of a continuous-time
CNN. Furthermore, a major problem is the limited retention time of analog memories.
In practice, samples of EEG would probably have to be written into a digital memory
and, prior to processing, be converted to analog and transferred to the analog network.
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The analog microprocessor [15] performs discrete time computations so the tran-
sient noise and delays would not be a problem. However, it shares the problems of the
retention time, power consumption and die area with the analog CNN. Since the tem-
perature of an implanted device stays at body temperature, the required temperature
range is small. This facilitates the design of analog hardware.
3.3.2 Digital Solutions
Processing DCNN digitally is potentially a good alternative. One could use mainstream
alternatives such as a DSP, an FPGA or an ASIC. Alternatively, a digital bit-serial
processor or a digital CNN could be used. Robust digital storage and discrete time in-
tegration would yield good results and a sufficient computing speed could most likely
be obtained. However, the DCNN algorithm requires many multiplications. Therefore,
realization of the digital multiplication should be carefully planned in order to keep
the power consumption down. The characteristics of a digital CNN realization [16]
are summarized in Table 5.4.
3.3.3 Mixed-Mode Realizations
Mixed-mode realizations benefit from robust storage and compact analog multipli-
cation. Different mixed-mode architectures were shown in Section 2.5, but none of
them is directly suitable for realization of a chip for determining DCNN . The network
of Reference [17] is interesting, since it realizes nonlinear weight functions. The non-
linear weight functions were implemented using global nonlinearly modulated current
sources and PWM and PPM modulation techniques. The cell state was expressed
by oscillations. It is very likely that due to transient and switching noise the design
of a 72   72 oscillator network would be very challenging. In any case, combining
analog and digital computing units in some way may prove a viable approach. The
limited temperature range of an implanted device is also beneficial in mixed-mode
realizations.
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Chapter 4
Mixed-Mode CNN
This chapter describes the structure and operation of a mixed-mode CNN. A cell in
a mixed-mode CNN is composed of a digital integrator (including digital memory),
analog circuits for multiplying and generating the polynomial terms and A/D and D/A
converters to interface between them. An algorithm for predicting an epileptic seizure
using a CNN was described in Chapter 3. Different realization constraints were also
identified. A mixed-mode CNN is a prominent candidate for analysis of brain elec-
trical activity in epilepsy. Since it performs discrete-time integration, it successfully
deals with the problem of delays and transient noise; before sampling, time is given
for the sum of currents at the integration node to settle down. Therefore, sampling is
performed effectively under DC-conditions. Also, the initial states of the cells can be
robustly stored in the digital domain.
In a mixed-mode CNN, the sign of cell state is known at all times. Consequently,
one-quadrant analog operation is required from the arithmetic circuits (multiplication,
polynomial terms) and extension to four quadrants can be performed by steering the
output current of a one-quadrant circuit into a positive or negative sum node. This
facilitates the design of the polynomial terms in particular. This is important in the
epilepsy application but also in other applications that utilize polynomial CNNs. For
example, the use of a polynomial CNN has been proposed for displacement vector
estimation [1] and for 3D modeling of soil [2].
In many cases, it would be beneficial to trade the computing speed of a CNN for
a smaller die area and lower power consumption. Such a tradeoff is possible if the
number of cells in a CNN can be downscaled. In a mixed-mode CNN, the input data
can be partitioned into fractions (blocks) that are processed separately. These blocks
of data can then be processed with a CNN, the size of which is downscaled to match
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Figure 4.1 Mixed-mode CNN cell with linear, second and third order polynomial feedback
terms.
that of a fraction of input data. Section 4.2 shows that, if the blocks of input data are
written into the network in parallel, data in different blocks can interact and only local
I/O operations are necessary during processing.
4.1 Characteristics of a Mixed-Mode CNN
4.1.1 Operating Principle and Definitions
A mixed-mode CNN is an effort to combine robust digital storage with compact analog
multiplication in the same processing element. Figure 4.1 shows a mixed-mode CNN
cell with linear, second- and third-order polynomial feedback terms. In a mixed-mode
CNN, analog multipliers are used to realize the couplings. The sum of currents Isum
that enters the cell at the sum node describes the rate of change of cell state. Isum is
converted to digital using an ADC. The result is integrated with a digital integrator.
Since the full signal range (FSR) model [3] is used, the cell output equals the digitally
limited cell state. The analog output of a cell is represented by currents available at
the DAC outputs. One output current is allocated for each polynomial term. Block
I  V is a current-to-voltage converter that controls the multipliers that are used for the
linear couplings. Blocks I2  V and I3  V produce square and cubic terms of cell output
current and convert it to voltage. These voltages are used to control the multipliers
associated with the second- and third-order polynomial feedback terms.
A CNN cell is a device that performs continuous-time integration of the sum of
cell input currents Isum  i  j

t  . When the FSR model [3] is used, Isum  i  j

t  is integrated
in the state capacitor. This current defines the rate of change of cell state together with
the state capacitor Cx. The rate of change of the state of a cell in ith row and jth column
(i 	
 1

M  , j 	
 1

N  ) in a continuous-time FSR CNN with linear, quadratic and cubic
couplings is
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where m  i  k  2, p  j  l  2 and Vi  j is the state voltage. The state voltage
is bounded by unit voltage Vunit according to
-
-
Vi  j
-
-
;
Vunit . Also shown in Equation
4.1 is unit transconductance Tunit . The unit transconductance is needed to transform
the contributions of the feedback templates A  1  , A  2  and A  3  into currents. In a
conventional CNN, the unit current is defined using a state resistor. Since an FSR
CNN does not have a state resistor, the unit current can be defined using the unit
transconductance so that Iunit  Tunit Y Vunit . When Equation 4.1 is time-discretized,
the state Vi  j

n  1  is iteratively determined by appending Vi  j

n  with a fraction of
Isum  i  j

n Z Cx. In a mixed-mode CNN, the sum current Isum  i  j

n  is digitized and the
resulting digital rate of change of state rii  j

n  is digitally integrated. The digitizing
of Isum  i  j

n  with a limited number (bA) of bits should be done so that the loss of
significant information is minimized.
The absolute value of the maximum of the sum current, namely Imax, is upper
bounded by the sum of all weights multiplied by Tunit . The digitized rate of change of
state is represented with bA bits so that rii  j

n [	\ 0

2bA  1  . Here it is assumed that
the result of the digitizing is represented in sign and magnitude form. When Isum  i  j

n 
is positive, the maximum amplitude is assigned to rii  j

n  according to
rii  j

n ] 2bA 3 1  1 if Isum  i  j

n 
G
kA Y Iunit  (4.2)
where kA is a constant scaling factor that together with Iunit defines the maximum rate
of change of state that is represented digitally. Similarly, when Isum  i  j

n  is negative,
the maximum amplitude of rii  j

n  saturates to
rii  j

n + 2bA  1 if Isum  i  j

n 
;
 kA Y Iunit
1
(4.3)
Therefore, if kA Y Iunit ^ Imax the maximum amplitude of the digital rate of change of
state is bounded by the digitizing process. Also, since
rii  j

n + 0 if
-
-
Isum  i  j

n 
-
-
^
kA _ Iunit
2bA ` 1 
(4.4)
the choice of kA is a tradeoff between representing small currents accurately and upper
bounding the digital rate of change of state. The resolution of the digital state of the
integrator (and the ADC) is bD bits. Here it is assumed that bD G bA. Before being
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fed to the integrator, the digital rate of change of state rii  j

n  is shifted towards msb
by bD  bA bit positions, i.e.
ri  j

n + rii  j

n 
Y
2bD 3 bA

(4.5)
where ri  j

n  is the shifted digital rate of change of state. This way, the most significant
bits of ri  j

n  and the integrator are of equal value. The integration step is defined as
h  1kA Y 2kD 
(4.6)
where scaling parameter kD is a positive integer that defines how many bit positions
ri  j

n  is shifted towards lsb before it is fed to the integrator. The scaling parameter kA
is a real number that can be tuned with a reference current/voltage of the ADC and so it
also affects the integration step. Therefore, the integration step does not need to be an
integer power of two. When a mixed-mode CNN is designed, the integration method
and scaling parameters, along with the resolutions bA and bD, must be selected.
4.1.2 Choice of Integration Method and Converter Resolutions
When two or more sets of feedback templates are used in a large autonomous poly-
nomial CNN, it is important that the dynamic evolution of the states of the cells is
correct. Consequently, it is important that the state integration in the mixed-mode
CNN is carefully planned. The limited resolutions of the data converters affect the in-
tegration. Even when known digital integration methods are used, their performance
with nonideal converters has to be investigated. Also, the cell-level realization of an
integration method is a factor that affects the choice of the method. In Reference [4],
a CNN was simulated using Euler-Cauchy, Heun’s1 and fourth-order Runge-Kutta in-
tegration methods and the results were compared. Here the integration methods are
compared taking into account the nonideality of the converters. Comparison is made
in terms of convergence time and aspects of cell-level realization. The comparison
process is such that, on the basis of simulations with different integration algorithms
and conversion accuracies, the best combination can be selected.
4.1.2.1 Considered Integration Algorithms
The three integration algorithms considered in this section are briefly reviewed. The
Euler-Cauchy method for solving nonlinear differential equations can be described by
1Heun’s method of integration is also known as Improved Euler integration method.
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 1 2 xi  j

n ' h
Y
ri  j

n 

(4.7)
where xn is the state of a cell at time index n; n a 0  1 
1>1b1
 , h is the integration step and
ri  j

n  is the digital derivative of the state.
Heun’s (predictor corrector) integration method is such that first predicted state
x i  j

n  1 c xi  j

n ' h
Y
ri  j

n  (4.8)
is determined. The digital derivative of state at the predicted state r i  j

n  1  is then
computed and the corrected (final) state obtained using
xi  j

n  1 2 xi  j

n 7
1
2
h  ri  j

n ' r i  j

n  1 9
1
(4.9)
In the Runge-Kutta method, four auxiliary components k1  k4 are computed. For
example, the auxiliary rate of change of state r  k1 i  j

n  1  is computed at auxiliary
state x  k1 i  j

n  1  in order to determine k2. At time n  1, the state xi  j

n  1  can be
obtained by combining the auxiliary terms and dividing by six, as shown in Equation
4.10.
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4.1.2.2 Heuristic Comparison of the Integration Algorithms
In order to choose the integration step h, accuracies of the ADC, DAC and the inte-
gration method, a heuristic method for analyzing the different combinations was used.
The method was such that first the network was initialized to such a state that small
errors in the integration led to convergence into wrong final states. The evolution of
the states of the cells in the ideal case (very small h, ideal converters) was recorded.
Then, for each integration method, different combinations of integration step and con-
verter accuracies were tried and the dynamic evolution of the states was recorded. The
heuristic method does not provide accurate quantitative results, but is useful in com-
paring the different alternatives for realizing an integrator for a mixed-mode CNN cell.
In Reference [4], similar types of experiments were performed without the nonideali-
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ties.
In the first simulation, the effect of the nonideal ADC was investigated. The reso-
lution of the ADC was seven bits and the DAC was ideal. Since the resolution of the
ADC is limited, a decision has to be made whether to detect small rates of change of
state accurately and omit fast changes (small kA) or show small changes with rough
resolution and also detect fast changes of state (large kA). In the first simulation, the
maximum rate of change of state that can be detected was two times the unit current
(kA  2). Also, in this simulation, the scaling parameter kD was allowed to be a real
number. Figure 4.2 shows Matlab simulations of the evolution of a selected cell’s
state as a function of the integration step. The simulation was performed with four
cells having linear and second-order polynomial feedback and zero boundary condi-
tions. The solid curves in the figures represent the correct behavior of the cell. The
dashed line represents the case when the integration step has been made too large and
the state evolves to a wrong energy minimum.
The top curves of Figure 4.2 were simulated with Euler-Cauchy method. Two
hundred sixty five iterations were needed to obtain a steady state. The largest integra-
tion step h that gave the correct behavior was 0.045. If the integration step was made
larger, the output followed the dashed curve. The middle curves were obtained with
Heun’s method. Being a two-step algorithm, the convergence time has to be multiplied
by two in order to be able to compare it with the Euler-Cauchy method. Therefore,
a stable output was obtained after 74 steps. Correct behavior was obtained with an
h of 0.265. Finally, the curves on the bottom were simulated with the Runge-Kutta
algorithm. Because it is a four-step algorithm, it results in a convergence time of 48
steps. The largest h that gave a correct behavior was 0.8.
In the second simulation the limited resolution of the DAC was also taken into
account. The resolution of the ADC (bA  was kept at seven bits. The simulation ar-
rangement was similar to the previous simulation, but now both the integration step
and DAC resolution bD were varied. In this simulation, only integers were allowed in
the scaling parameter kD. The maximum rate of change of state was limited to four
times unity current (kA  4). The Euler-Cauchy method converged into the correct
final state when the DAC resolution was ten bits with integration step 1  32. It took
195 iteration steps to converge. Similarly, Heun’s integration method converged in
54 steps into the correct final state when the DAC resolution was eight bits and the
integration step was 1  4. The simulation of Runge-Kutta method demonstrated ro-
bust performance. Integration step h was fixed to 1  2 and DAC resolution of six bits
gave a correct final state in 76 steps. On the basis of these simulations it seems that
Heun’s method, and especially Runge-Kutta method, can tolerate the nonideality of
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Figure 4.2 Simulation for finding the integration step and convergence time.
the converters much better than the Euler-Cauchy method.
4.1.2.3 Implementation Aspects
When the resolution of an ADC is improved, the conversion speed decreases and the
die area grows rapidly. The 7-bit ADC used in the simulation mentioned in Section
4.1.2.2 is potentially a good compromise between die area and resolution. In the
previous simulations, the maximum rate of change of state was limited to two or four
times the unit current. Some of this nonideality may be eliminated if template values
are chosen by learning methods as in the case of determining DCNN . Larger ranges
of the rates of change of state could be represented if a nonlinear ADC [11] were
used. In a nonlinear ADC, large values of the state derivative are represented with less
accuracy than small ones. However, the use of a nonlinear ADC would complicate the
integrator design.
The Euler-Cauchy method showed desired performance when a 7-bit ADC with
kA  4 and bD  10 and the integration step h was 1  32. The downside is that realiza-
tion of a 10-bit DAC to each cell is not practical. The Runge-Kutta method converges
fast and tolerates converter nonidealities well, but its downside is the implementation.
Completing the algorithm requires multiplication by 2, 1  2 and 1  6. Multiplication
and division by two can be performed with little extra hardware, but division by six
is not easy in the digital domain. Also, since memory needs to be allocated for four
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auxiliary terms, a cell-level implementation of an integrator based on Runge-Kutta
algorithm seems impractical.
According to the simulations and aspects of implementation, Heun’s method seems
like the method of choice. Simulations demonstrated good performance when a 7-bit
ADC and an 8-bit DAC were used, the maximum rate of change of state was limited
to four times the unit current and the integration step was 1  4. Design of a 7-bit ADC
and 8-bit DAC to each cell is challenging, but, nevertheless, within the limits of what
can be designed in a practical realization.
4.2 Processing Data in Blocks
This section describes how data can interact globally in a mixed-mode CNN even if
the data is processed blockwise. The data blocks are written to the cells in layers so
that each layer of data in the cell memory corresponds to a block of data. Therefore,
the number of cells is downscaled but the amount of memory in a cell is increased in
the same proportion. This way, all I/O operations during processing are local (within
the same die). This section also discusses different ways of partitioning the data and
connecting data units in different blocks. Also, the effect of downscaling the number
of processors to processing speed, die area and power consumption is described.
4.2.1 Division of Data into Blocks
Figure 4.3 shows the initial M   N data. Data unit

i

j  , i 	e 1

M  ; j 	e 1

N  , repre-
sents the initial data in ith row and jth column. If the data is partitioned, the size of a
data block is M  Ry   N  Rx where Ry and Rx are positive integers larger than, or equal
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to, one. Additionally, Ry is an integer multiple of M so that M  Ry is an integer and Rx
is an integer multiple of N so that N  Rx is an integer. Therefore, the data is partitioned
into Rb  Ry Y Rx blocks. Since all data is stored in the partitioned network, the memory
in each cell has Rb layers. The orientation of the data blocks can be changed during
the partitioning. This affects the way data in different blocks can be coupled. If the
orientations of the data blocks are not altered during the partitioning, the initial data
is chopped into blocks so that data unit

i

j  , is mapped into data unit  iic  j jc  kk  ,
iic 	 1  M  Ry  ; j jc 	
 1  N  Rx  ; kk 	 1  Rb  so that
iic 

i  1  mod MRy  1
j jc 
 j  1  mod NRx  1
kk  Rx

i  iic  Ry  M 
 j  j jc  Rx  N  1 1
(4.11)
Another way of partitioning considered here is folding. In the folding approach, the
original M   N data is folded into Rb blocks so that data unit

i

j  is mapped into data
unit

ii f

j j f

kk  , ii f 	 1

M  Ry  ; j j f 	 1

N  Rx  according to
ii f  E
iic if 
i
3
iic  Ry
M mod 2  0
M
Ry  iic  1 if 
i
3
iic  Ry
M mod 2  1
j j f  E j j f if

j
3
j jc  Rx
N mod 2  0
N
Rx  j jc  1 if 
j
3
j jc  Rx
N mod 2  1
1
(4.12)
Figure 4.4b) shows the result of partitioning the data of Figure 4.4a) using Equa-
tion 4.11 (chopping). Figure 4.4c) results when the data is partitioned using Equa-
tion 4.12 (folding). In both cases Rx  Ry  4. A combination of these partitioning
methods is also possible; for example, the data can be chopped vertically and folded
horizontally. The partitioned data is written to the initial states of the mixed-mode
CNN. For example, if the data is folded,

ii

j j

kk [

ii f  j j f  kk  and the initial state
of layer kk of a cell in iith row and j jth column is xii  j j  kk 

ii

j j

kk  .
4.2.2 Realization of Intra-Block Couplings
Whether or not the orientation of the data blocks is changed during the partitioning
affects the realization of couplings between blocks. If the data is chopped (the orienta-
tions of data blocks are left unaltered), data has to be transferred between the opposite
side edge cells. If the data is folded, no intra-cell data transfer is needed to convey the
boundary information. A downside to the folding method is that the orientation of the
template also has to be flipped during processing. When data is chopped or folded in
two dimensions, the realization of intra-block couplings becomes more difficult.
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Figure 4.4 An illustration of two examples of partitioning an M p N network into 16 blocks
(Rx q Ry q 4). a) Original data. b) Data partitioned by chopping. c) Data partitioned by folding.
4.2.2.1 Processing Data with a Partitioned Network
The problem in processing the input data in blocks lies in achieving global interaction
for the data: in general, in order for the whole input data to be able to interact simul-
taneously, all data units need to be locally connected to their neighboring cells. This
problem has been identified previously in, for example, digital CNN realizations [5].
In the analog realizations of References [6], [7], [8], a template-dependent solution
for connecting pixels in different blocks was used. Overlap was added to the image
fractions such that, after processing a block, a certain overlap region was discarded.
This works for templates like resistive filtering template [9] where the spatial interac-
tion of pixels decays as a function of their distance and correct temporal behavior is
not important. In general, when feedback templates like hole filler [10], which need
global interaction, are used, the overlap method is not sufficient. When the data is pro-
cessed blockwise, correct spatial and temporal interaction of data in different blocks is
needed. The integrator takes care that data is updated so that the temporal interaction
is correct. In the following, realization of the correct spatial interaction between data
blocks is described.
4.2.2.2 Couplings Between Chopped Data Blocks
Figure 4.5 demonstrates the partitioning of an 8   4 data into four 2   4 blocks using
Equation 4.11 with Ry  4 and Rx  1. The dashed arrows in the figure illustrate
the virtual connections between data blocks. For example, when processing block 2,
state x2  3  1 is available at the top boundary of state x1  3  2 and state x1  3  3 is brought to
the bottom boundary of state x2  3  2. Therefore, intra-cell transfer of data in different
blocks has to be realized.
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Figure 4.5 An 8 p 4 data partitioned into four 2 p 4 blocks using Equation 4.11. The dashed
arrows describe connections between data blocks.
Figure 4.6 shows a combination of a top row edge cell C

1

j j  and a bottom
row edge cell C

M  Ry  j j  when data is partitioned using Equation 4.11 with Rx  1.
Therefore, the partitioned network has M  Ry   N cells. Simplified cells are shown
in the figure; the ADC and DAC, for example, are not shown. The elements of the
template in use are Ak  l , k s 1  3  ; l t 1  3  . The states of cells are described by xii  j j  kk.
When processing block kk, the top row edge cells provide the bottom row edge cells
with xii  j j  fN

kk  . Similarly, the bottom row edge cells provide the top row edge cells
with xii  j j  fS

kk  . These intra-block/cell couplings are realized by wiring. If M  Ry u 2,
the wires have to go either through or around cells C

ii

j j  , ii v 2

M  Ry  1  ; j j 
 1

N  . The top and bottom row mapping functions are
fN

kk + kk  1 (4.13)
and
fS

kk ] kk  1
1
(4.14)
The border condition of the bottom row edge cells is therefore stored to x1  j j  Ry 4 1 and
the border condition of the top row edge cells is stored to xM w Ry  j j  0.
If both Rx and Ry are larger than one, intra-block connections become more diffi-
cult to realize. Cells that are in the corners of the active cell grid (8-connected network)
have to be provided with the boundary information of three other blocks. Figure 4.7a)
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4.2 Processing Data in Blocks 51
block 1}
a)~ b)}
N/RX=4 data units
N=8 data units
M
=8
 d
at
a 
un
its
N/RX=4 cells
M/R Y
=
4 ce
lls
(1,5) (1,6) (1,7) (1,8)
(2,5) (2,6) (2,7) (2,8)
(3,5) (3,6) (3,7) (3,8)
(4,5) (4,6) (4,7) (4,8)
(1,1) (1,2) (1,3) (1,4)
(2,1) (2,2) (2,3) (2,4)
(3,1) (3,2) (3,3) (3,4)
(4,2) (4,3) (4,4)(4,1)
(5,1) (5,2) (5,3) (5,4) (5,5) (5,6) (5,7) (5,8)
(6,1) (6,2) (6,3) (6,4) (6,5) (6,6) (6,7) (6,8)
(7,1) (7,2) (7,3) (7,4) (7,5) (7,6) (7,7) (7,8)
(8,1) (8,2) (8,3) (8,4) (8,5) (8,6) (8,7) (8,8)
M/RY=4 data units
block 2}
block 3}
block 4}
x

1,1,1 x

1,2,1 x

1,3,1 x

1,4,1
x 2,1,1 x

2,2,1 x

2,3,1 x

2,4,1
x1,1,2 x1,2,2 x1,3,2 x1,4,2
x 2,1,2 x

2,2,2 x

2,3,2 x

2,4,2
x1,1,3 x1,2,3 x1,3,3 x1,4,3
x2,1,3 x2,2,3 x2,3,3 x2,4,3
x 1,1,4 x

1,2,4 x

1,3,4 x

1,4,4
x2,1,4 x2,2,4 x2,3,4 x2,4,4
x 3,1,1 x

3,2,1 x

3,3,1 x

3,4,1
x 4,1,1 x

4,2,1 x

4,3,1 x

4,4,1
x3,1,2 x3,2,2 x3,3,2 x3,4,2
x

4,1,2 x

4,2,2 x

4,3,2 x

4,4,2
x 3,1,3 x

3,2,3 x

3,3,3 x

3,4,3
x4,1,3 x4,2,3 x4,3,3 x4,4,3
x 3,1,4 x

3,2,4 x

3,3,4 x

3,4,4
x4,1,4 x4,2,4 x4,3,4 x4,4,4
Figure 4.7 Partitioning of an 8 p 8 data input data into blocks 4.11 using Equation 4.11 with
Rx q Ry q 2. a) Original 8 p 8 data. b) partitioned data. The dashed arrows show that during
processing of block 2, the corner cells need boundary information from three other blocks.
shows an 8   8 data. The difficulty of connections between the blocks is illustrated
in Figure 4.7b). In Figure 4.7b) the input data is partitioned to blocks using Equation
4.11 with Rx  Ry  2. The corner cells need boundary information from three differ-
ent blocks. For example, during the processing of block 2, the state x4  1  2 of the bottom
left corner cell needs to be provided with x4  4  1 , x1  4  3 and x1  1  4. Processing data that
has been partitioned horizontally and vertically was proposed in a digital CNN [5].
Edge cells on different sides of the network were connected with a bus and data in all
blocks was updated simultaneously. This could also be done in a mixed-mode CNN,
but here division in one direction is assumed sufficient.
4.2.2.3 Couplings Between Folded Data Blocks
Figure 4.8 demonstrates the partitioning of an 8   4 data using Equation 4.12 with
Ry  4 and Rx  1. Again, the data is divided into four 2   4 blocks; the dashed
arrows in the figure illustrate the virtual connections between data blocks. Because
the data was partitioned by folding, no intra-cell connections are needed.
Figure 4.9 shows a combination of a top row edge cell C

1

j  and a bottom row
edge cell C

M  Ry  j  when an M   N data is partitioned into Ry blocks using Equation
4.12 with Rx  1. Again, the cells shown in the figure are simplified, with the ADC
and DAC, for example, not being shown. The template is composed of Ak  l , k 5 1  3  ;
l v 1

3  and the states of the cells are described by xii  j j  kk. When processing folded
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Figure 4.8 An 8 p 4 data partitioned into four 2 p 4 blocks using Equation 4.12. The dashed
arrows describe connections between blocks.
data, odd and even data blocks have to be distinguished. Figure 4.9a) shows edge cells
during the processing of a data block kk when kk is odd. The top row edge cells have
access to x1  j j  kk and x1  j j  fS

kk  . Similarly, the bottom row edge cells have access to
xM w Ry  j j  kk and xM w Ry  j j  fN

kk  . Figure 4.9b) shows the edge cells during the processing
of a data block kk when kk is even. In this case, the mapping function of Equation
4.14 is used in the bottom edge cell, while the mapping of Equation 4.13 is used in
top row edge cells. Furthermore, the template is flipped vertically. If Ry is even, the
boundary condition of the top of the data is stored to x1  j j  0 and the bottom boundary
condition is stored to x1  j j  Ry 4 1. If Ry is odd, the bottom boundary condition is stored
to xM w Ry  j j  Ry 4 1. Therefore, only inter-cell data transfers are necessary for conveying
boundary information.
Again, if both Rx and Ry are larger than one, and the data is partitioned by folding,
the corner cells have to be provided with border information of three other blocks. In
addition to this, the mapping is much more complicated than in the 1D folding and,
since the data in the blocks has four possible orientations, the template also has to be
flipped to four different orientations during processing.
4.2.3 Characteristics of a Partitioned Network
In order to decide the number of blocks Rb, the effect of processing in blocks has
to be evaluated in terms of different metrics. In the following, performance metrics
for processing speed, die area and power consumption are shown. The metrics are
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given as functions of Rb. The metrics are not intended to provide accurate quantitative
results but to reveal qualitative trends as a function of the number of blocks.
4.2.3.1 Computing Speed
The processing time of an M  N data with a mixed-mode CNN in which the number
of cells is downscaled to M  N  Rb can be approximated by
Tf  Rb  s  nri Ł Rb  ts  tl  tsett   kt  tt 

twd  trd  tlt 
(4.15)
where s and nri are the number of steps in the integration method of choice and the
number of iterations, respectively. If Heun’s method, for example, is used for inte-
gration, s is two. Also, ts is the ADC sampling time, tl is the time consumed by the
digital in-cell logic and tsett is the settling time of the analog parts of the cell. These
delays occur during processing of every block and therefore they are multiplied by Rb.
Additionally, tt is the time it takes to change the orientation of a template and kt is the
number of changes of template orientation during one iteration cycle. Finally, global
write time twd , global read time trd and template load time tlt are added to the result.
If the orientation of the template is changed globally, tt and tlt are equal.
4.2.3.2 Die Area and Power Consumption
The reduction in die area resulting from partitioning the network can be elucidated by
the ratio of the area of the partitioned network and the area of the full-size network.
This ratio is approximated by
Ra  Rb +

Ao  Rb  Am  M  N

Ao  Am  M  N

Ao  Rb  Am
Ao  Am

(4.16)
where Am is the area occupied by the state memory of a cell in a full-size network
and Ao is the area of other circuit blocks in a cell. Equation 4.16 is derived on the
assumption that the total amount of memory on chip does not decrease as a function
of partitioning. As Rb increases, the area occupied by other circuit blocks Ao becomes
less significant.
The instantaneous power consumption (power consumption during processing) of
a cell as a function of Rb can be approximated by
Pc  inst  Rb + Palg  Pconv  Plogic  Pmem  Rb

(4.17)
where Palg and Pconv are the powers consumed in the analog components and the data
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converters of a cell, respectively. Plogic is the power consumption of the cell digital
logic and Pmem is the power consumption of the memory of a cell in a full-size network.
The amount of state memory in a cell increases as a function of partitioning. Here it
is assumed that the power consumption of the memory Pmem increases in the same
proportion. Therefore, Pmem is multiplied by Rb.
The reduction of instantaneous power consumption at network level can be esti-
mated by the ratio of the instantaneous power consumptions of a partitioned network
and a full-size network according to
RP inst  Rb +
Pc  inst  Rb   Rb
Pc  inst  1  
(4.18)
Even though the ratio of the instantaneous power consumptions is reduced as a func-
tion of Rb, the average power consumption during processing a certain amount of data
is much more stable. Since a partitioned network computes slower than a full-size
network, the full-size network can be turned off for time Tf  Rb ) Tf  1  to do the
same task. Therefore, the ratio of the average power consumptions can be obtained by
scaling the instantaneous power consumptions by the corresponding processing times.
4.2.3.3 Choice of the Number of Blocks
It is evident that partitioning the network trades instantaneous power consumption and
die area for computing speed. In the following, the choice of the number of blocks
Rb is examined by way of example. The example mixed-mode CNN (built with a
0.25µm CMOS process) is able to process a 72  72 data with first-, second- and
third-order polynomial templates. Figure 4.10 shows Tf  Rb   Tf  1  as a function of
Rb with different numbers of iterations nri. When nri is small, the effect of Rb on
the computing speed is small, since global I/O and template loading dominates the
computing time. When nri is large, the I/O and template loading are less significant.
The curves in Figure 4.10 are sketched with values of Table 4.1. The sampling time,
time of logic operations and analog settling time are taken from measurements of
Chapter 5. It is assumed that the settling of the weight voltages takes 5µs. Moreover,
the global I/O times are determined assuming that one cell state can be read or written
in 100ns and the size of the data is 72  72.
Figure 4.11 shows Ra  Rb  and RP inst  Rb  as a function of Rb. The Ra  Rb  curve
can be interpreted so that large savings in the network area as a function of Rb are
obtained until the curve saturates to Am   Ao  Am  . Similarly, RP inst  Rb  saturates to
Pmem  RP inst  1  . However, since Pmem of a digital memory is small, the power con-
sumption scales down very well. Table 4.2 shows the values that were used in Equa-
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Figure 4.10 Tf  Rb  Tf  1  as a function or Rb with different numbers of iterations nri.
symbol description value
s # of steps in the integration method 2
nri # of iterations 1,10,25,50
ts sampling time 1400ns
tl time of logic operations 710ns
tsett analog settling time 200ns
tt change of template orientation -
kt number of orientation changes 0
during an iteration round
tlt template load time 5µs
twd global write time 520µs
trd global read time 520µs
Table 4.1 Explanation of symbols in Equation 4.15 and values used to produce curves of Figure
4.10.
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symbol description value
Am the area occupied by the state memory of a cell 560µm2
in a full-size network
Ao area of other circuit blocks of a cell 22000µm2
Palg+ power consumption of analog parts of a cell 1.3mW
Pconv+ power consumption of data converters of a cell
Plogic power consumption of digital logic of a cell
Pmem power consumption of digital memory of a 1.9µW
cell in a full-size network
Table 4.2 Explanation of symbols in Equations 4.16 and 4.17 and values that were used to
produce curves of Figure 4.11.
tions 4.17 and 4.18 to produce the curves of Figure 4.11. The power consumption
figures are based on the measurements reported in Chapter 5, while the area figures
are characteristics of the measured chip.
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Chapter 5
Mixed-Mode Cellular Array
Processor Realization
In this chapter, a mixed-mode cellular array processor realization is depicted. The
realization is targeted to meet the requirements of the epilepsy prediction application
described in Chapter 3. The chip implementation is based on the mixed-mode CNN
architecture depicted in Chapter 4. The objectives of this chapter are the following:
1. Demonstrate the realizability/performance of the mixed-mode CNN architec-
ture with a proof-of-concept chip targeted towards the epilepsy application.
2. Show measured data that can be used to assess the effect of processing variations
to the accuracy and, furthermore, to the applicability of the design.
This chapter is organized so that Section 5.1 provides some general characteristics
of the realization, depicts the processor array and supporting hardware and shows
connections between PUs1 and details of the integrator. Section 5.2 describes design
of the analog arithmetic circuits and Section 5.3 shows the data converters. Design
of peripheral devices and layout are overviewed in Section 5.4.2, while experimental
results of the implemented parallel processor are presented in Section 5.5, together
with a discussion of some of the important points.
1Instead of using “cell”, in this chapter, a processing unit is denoted by “PU”.
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5.1 System and Integrator Implementation
The implemented cellular array processor realizes the functionalities of a mixed-mode
CNN. Ease of testability was an important guideline in the design of the chip. In order
to relax the speed requirements of the evaluation setup, all memories on chip were
implemented as SRAMs. The ADC and DAC resolutions bA and bD were chosen
to be seven and eight bits, respectively. Therefore, the state of the PU xii  j j  kk  n  is
truncated between -128 and 127. Programmable 8-connected, first-neighborhood lin-
ear, quadratic and cubic feedback templates are available simultaneously and Heun’s
integration method is used. The chip can process 72  72 data while keeping all I/O
operations local. The 72  72 data is processed with a 2  72 network (Rb  Ry  36  .
This choice of Rb scales down the die area and reduces power consumption signifi-
cantly compared to a full-size network. The fact that the physical network has only
two rows is advantageous in the realization of the PU (only edge cells are used). This
is because only six different weights out of a 3  3 template need to be brought into an
edge cell. This can be verified from Figures 4.6 and 4.9. The data is partitioned by
chopping mainly for two reasons. Firstly, when processing chopped data, the mapping
function is the same for odd and even data blocks. Secondly, since there are no reg-
ular cells in the network, conveying the border information between top and bottom
row edge cells is easy. Furthermore, the orientation of the templates does not have to
be changed when processing chopped data. Changing the orientation of a template is
time consuming when analog multipliers are used.
5.1.1 Processor Array and Supporting Hardware
The implemented mixed-mode cellular array processor is depicted in Figure 5.1. Cou-
pling strength (weight) memories, ADC control signal generator, decoders and a pro-
cessor array composed of 2  72 identical coupled processing units (PUs) are shown.
An external control unit is used to control the chip via a control bus and a bi-directional
data bus. The control interface to the chip is completely digital. The weight memories
are digital (SRAMs). Twenty seven D/A converters are included to produce the analog
weight voltages that are fed to the multipliers. The weights are digitally programmable
with eight bits. An asynchronous control signal generator is used to produce the con-
trol signals for the ADCs in the PUs. The signals are generated asynchronously on
chip so that fast conversion speeds can also be obtained with a slow external control
unit. The actual conversion speed can be measured from outside the chip via test sig-
nals. With aid of the row and column activation signals produced by the decoders,
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Figure 5.1 Processor array and supporting hardware.
each processing unit can be randomly accessed for I/O operations.
Odd rows of input data are written to top row PUs and even rows of input data
to bottom row PUs (partitioning by chopping). The memories in the 2  72 PUs have
Rb=36 layers in order to store the data blocks as suggested in Chapter 4. Solid arrows
between the PUs in Figure 5.1 denote the currents that are used for coupling. The
couplings to the left side of the leftmost PUs and to the right side of the rightmost PUs
are connected as shown in Figure 5.18. Each PU is composed of two parts: main unit
C and border unit B. The border information between top and bottom row edge cells
is exchanged as suggested in Section 4.2.2.2: the border unit along with register con-
nections rgi Ł 7

0

and rgo Ł 7

0

between the main and border units of top and bottom
rows (dashed arrows in Figure 5.1) realize the virtual spatial connections. The register
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connections transfer data from different layers of PU memory to the border units. As
stated earlier, only six weights out of each 3  3 convolution mask have to be brought
to a PU. Furthermore, currents to only five directions are conveyed outside the PU,
since the self-feedback current is used within the PU. This facilitates the interconnec-
tion wiring. The PUs in the top and bottom rows are identical, but the orientations
are different (the top row PU is vertically flipped compared to the bottom row PU).
The border condition is cyclic in the horizontal direction so that (xii  0  kk  xii  72  kk and
xii  73  kk  xii  1  kk). In the vertical direction, the border condition is zero (x1  j j  37  0
and x2  j j  0  0).
5.1.2 Structure of a Mixed-Mode Processing Unit
The PU works so that input currents provided by analog multipliers of the neighbor-
hood PUs are summed and A/D converted. The digitized sum of currents represents
the rate of change of state (ri  j  n

or r i  j  n  1  ) and is used to digitally integrate the
state of the PU using the integrator. Digital integrator outputs are D/A converted and
used to produce the analog linear, quadratic and cubic activation functions that control
the multipliers.
Figure 5.2 shows the contents of a mixed-mode PU drawn with bottom row deno-
tations. The main unit (denoted by C in Figure 5.1) is composed of the integrator and
blocks DAP1, MC18 and ADC. The border unit (denoted by B in Figure 5.1) consists
of blocks DAP2 and MB9. Also shown are register connections rgi Ł 7

0

and rgo Ł 7

0

.
The DAP blocks convert a digital input into analog linear, quadratic or cubic activa-
tion functions which control the multipliers. The multiplier blocks MC18 and MB9
contain 18 and 9 analog multipliers, respectively, which are used to realize couplings
between the processing units. The arrows in the top part of the PU denote the input
and output currents. For example, Ic33 equals A  1 33 x  A 
2 
33 x
2

A  3 33 x
3 and is taken to
a PU in NW direction. The integrator has two outputs: output rg C (x Ł 7

0

) controls
the D/A converter in DAP1 and rg B controls intra PU bus rgo Ł 7

0

. Furthermore, the
multipliers in MC18 are controlled with outputs of DAP1 and x Ł 7

. Similarly, register
input rgi Ł 7

0

controls the border unit (DAP2 and MB9).
5.1.3 Integrator Realization
5.1.3.1 Structure of the Integrator
Figure 5.3 shows the structure of the integrator that is used in the cellular array pro-
cessor. It realizes Heun’s method of integration. The timing diagrams of Figure 5.3
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Figure 5.2 A processing unit drawn with bottom row denotations.
are used in Section 5.1.3.3. The integrator contains three SRAM memories (REG 1,
REG 2 and REG Y ), each with 36 ¥ 8 bits of storage capacity (36 layers), and one
8-bit register (REG CMB). In addition to the memories, the integrator contains a 9-
bit full adder, switches and a digital nonlinear block. Since FSR model is used, the
digital nonlinear block limits the state between -128 and 127. The integration step h
equals 1 ¦ kA since kD § 1 (see Equation 4.6). As indicated in Equation 4.5, the 7-bit
data that comes from the ADC is multiplied by two before it is fed to the integrator
since bD ¨ bA § 1. Two’s complement arithmetic is used. Consequently, the data that
comes from the ADC is in two’s complement form. Decoder output signals act © kk ª ,
kk «¬© 1 ­ 36 ª determine which data block is being processed. Signals wr 1, wr 2, wr y
and wr cmb (active HI) are the write signals of registers REG 1, REG 2, REG Y and
REG CMB, respectively. Signals rg2 ct, add ct and out ct control the switches that
select the input of REG 2, the input of the adder and the output of the integrator, re-
spectively. The switches in the figure are drawn to their position when control signals
rg2 ct, add ct and out ct are HI.
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5.1.3.2 Memory and Logic
Figure 5.4 shows the structure of SRAMs REG 1 and REG Y which can be accessed
simultaneously from two layers. SRAM REG 2 is like REG 1 and REG Y but with
only one output. Only one bit per layer is shown in the figure for the sake of simplicity.
Input signals a Ł L

; L À Ł 1

36

, select the active layer of memory. In the figure, a Ł 1

is
active and therefore the contents of rg 1 and rg 2 are written to outputs rg

L

and
rg

L

1

, respectively. When a Ł 36

is active, output rg

L

1

is connected to ground,
which is the real border condition. In a top row PU a Ł 1

36


act Ł 1

36

, data block
kk is written to layer L

kk and output rg

L

1

contains the data of block kk

1.
The bottom row PU (and the integrator with it) is flipped vertically in contrast to a top
row PU, but the activation signals are kept in the same order (act
Ł
1

being the highest).
Therefore, a
Ł
1

36


act
Ł
36

1

and data block kk is written to layer L

36

kk

1.
Consequently, output rg

L

1

contains data of block kk

1. This mapping is as
desired in Section 4.2.2.2. A pre-charging logic is used to set the voltages at rg

L

and rg

L

1

to midpoint before reading. The pre-charging logic is not shown in
Figure 5.4. The operating voltage of the integrator and the memories is 2.5V. The
switches in Figures 5.3 and 5.4 are realized with one transistor pass-gates that are
controlled by 3V control signals. The 2.5V outputs rg B and rg C are scaled to 3V
before they are fed to the DACs. The nonlinear block is a conditional pass-gate. If
the magnitude of the input to the nonlinear block is larger than allowed, an output of
66 Mixed-Mode Cellular Array Processor Realization
VSS
A
B C
A B
C A B C
PU
_B
IA
S
VDD
Á
PU
_B
IA
S
A
B
C
M1
M2
M3
M4
M5
M6
M7
M8 M9 M10
M11
M12
M13
M14
M15
C_OUTÂ
BIT_OUT
D1
D2
/C_OUTÃ
/BIT_OUTÃ
Figure 5.5 Full adder.
maximum magnitude is passed through. Otherwise, the input data is passed to the
output of the nonlinear block.
The full adder that was used in the chip realization is shown in Figure 5.5. Input
signals A, B and C (carry) are added, which yields output bits BIT OUT and C OUT
(carry). The full adder is realized as a pseudo NMOS gate [1], since transistors M7
and M12 are used for pull-up all the time. The bias voltage PU BIAS is selected
so that the pull-up current (and the static power consumption) is small. This full
adder can be fitted into a small area, it requires no clocking and the logic levels are
almost full. However, it consumes static power. In order to eliminate the static power
consumption, this gate can easily be turned into a latched domino logic gate [2]. This
is accomplished by adding keeper transistors (shown dashed in the figure) and by
replacing PU BIAS with a clock signal and by increasing the driving capabilities of
transistors M7 and M12.
5.1.3.3 Processing of Data
The cellular array processor can process linear, quadratic and cubic feedback tem-
plates simultaneously with the aid of Heun’s integration method. The processor works
as described in the following procedure. The procedure is carried out so that items 3-
5 are repeated for all data blocks before entering the next item. The corresponding
timing diagrams are shown in Figure 5.3. The durations of the control signals in the
figure are not drawn to proportion.
1. Write initial state data to register REG Y , set time index n to 1.
2. Load the feedback templates A Ä 1 Å , A Ä 2 Å and A Ä 3 Å .
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3. Use register REG Y to control rg C and rg B (which control the DACs). Convert
the result of the analog computation to digital (ri  j  n  ) and store it to REG 2.
Then add the contents of REG Y and REG 2 and store the result to REG 1.
4. Use REG 1 to control rg C and rg B and perform analog computing. Next, con-
vert the sum of currents to digital (r i  j  n  1  ) and add it to the contents of
REG 2. Divide the result by two and store it to REG CMB. Write contents of
REG CMB to REG 2.
5. Add contents of REG 2 and REG Y , store the result to REG 1 and then copy it
to REG Y .
6. Increment n by unity, return to item 3 if n Æ nri; nri is the number of iterations.
7. Read the result of the processing from register REG Y .
All input-output operations during the integration are local because the memories are
located in the PUs. In order to perform a temporally correct integration, data in all
blocks always has to correspond to the same iteration step. This holds for Heun’s
method because when determining the predicted state x i  j  n  1  , REG Y is used to
control the DAC and results are written to REG 1. Similarly, when determining the
corrected state xi  j  n  1  , REG 1 controls the DAC and the result is written to REG 2.
5.1.4 Simulation of the Mixed-Mode System
Efforts are put towards developing a simulator that would work in a mixed-mode en-
vironment [3], but currently there is much to improve in the simulation time, for ex-
ample. The system level simulation of the mixed-mode cellular array processor would
be very time consuming if an analog simulation tool, such as HSPICE, would be used.
In the following, the means that were used to simulate the cellular array processor are
summarized.
First, the quantitative performance of individual circuit blocks, such as multipliers
and logic gates, was simulated with HSPICE. Then, the quantitative simulations were
extended to combinations of circuit blocks to an extend that was reasonable in terms of
computing time. A lot of effort was devoted to verify the correct interaction between
groups of circuits. After the operation of a PU was verified using simple tests, a model
of the whole network was programmed using MATLAB. Then, network level simu-
lations were performed using the MATLAB model. This simulation strategy worked
well in the simulations of this thesis.
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5.2 Analog Arithmetic Circuits
This section deals with design of the analog arithmetic circuits of the cellular array
processor. An overview of the aspects that affect the accuracy of the circuits is given.
This is followed by descriptions of the analog multiplier and the circuits that are used
to produce the quadratic and cubic terms. Since a digital integrator is used, the sign of
the state of a PU is known at all times. Consequently, analog multiplication and analog
quadratic and cubic terms can be produced quite straightforwardly in one quadrant and
four-quadrant operation is obtained by digitally steering the current into a positive or
negative sum node. Therefore, the complexity of analog circuits is reduced at the cost
of increased digital hardware. Experimental results of the analog arithmetic circuits
are shown in Section 5.5.2.
5.2.1 Accuracy
The accuracy of analog circuits relates directly to the accuracy of the semiconductor
models that are used to describe the circuits. In addition to this, random temporal
fluctuations (noise) in the performance of a circuit have an effect on the accuracy.
Furthermore, random differences in nominally identical transistors affect the accuracy.
The accuracy of the analog circuits and data converters affects the digital rate of
change of state rii  j  n  (see Section 4.1) and, furthermore, the system level perfor-
mance of the network. When the nonlinearity, mismatch and noise of the circuit are
known, the error in rii  j  n

can be statistically modeled [4] and used to model the net-
work level performance. The accuracy of the analog circuits and data converters can
be observed from the measurement results of Section 5.5.2.
5.2.1.1 Effect of Transistor Models
The accuracy of analog circuit design is affected by the models and model parameters
(obtained from the process vendor) that are used to describe the devices. The basic
characteristics of MOS transistors in saturation and linear regions can be described
using simple equations that are well suited for hand calculations. However, when
using processes with small gate lengths, several deviations from the simple models
need to be considered in the design process. In the following, some important second-
order effects are briefly reviewed. A description of these effects is available in [5], for
example.Ç
The threshold voltage of a transistor decreases as the channel length decreases.
This is because the depletion regions of the source and drain extend under the
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gate and take part in inverting the channel. The larger the channel length, the
less significant this phenomenon, and the larger the threshold voltage.Ç
The threshold voltage of a transistor decreases as a function of the drain-source
voltage. This is because a large drain voltage draws minority carriers to the
conducting channel in a similar fashion as the gate voltage. This phenomenon
is denoted as drain-induced barrier lowering (DIBL). Again, for large channel
lengths this effect is less significant.Ç
The mobility of carriers in the channel of a MOS transistor degrades as a func-
tion of the electric field that is applied perpendicular to the channel (vertical
field). High vertical fields attract minority carriers into a thin layer next to the
oxide and collisions reduce the speed of the carriers.Ç
The mobility of carriers in the channel of a MOS transistor degrades as a func-
tion of the electric field that is applied in the direction of the channel (lateral
field). The average speed of carriers in the channel is a product of the mobility
and the lateral electric field. However, the maximum average speed is bounded
below speeds smaller than about 107cm/s. Therefore, when using devices with
short gate lengths, the mobility is degraded with rather small drain-source volt-
ages.Ç
High lateral fields tend to increase the speed of a carrier. Even if the maximum
average speed of carriers in the channel is bounded, individual electrons can
reach high speeds and, consequently, obtain high kinetic energies. These high
energy (hot) electrons collide with silicon atoms and the collisions extricate
electron-hole pairs (impact ionization), which contribute to drain and substrate
currents. Some of the hot electrons may acquire enough energy to go through
the oxide yielding a nonzero gate current. The presence of hot carriers has an
impact on the long-term reliability of the devices.Ç
The effective channel length of a transistor reduces with drain-source voltage
since the pinch-off point moves further into the channel. The shorter the chan-
nel, the more significant the effect on the effective gate length. Because of the
short-channel effect the, output impedance of a transistor increases with drain-
source voltage. However, as drain-source voltage is further increased, the DIBL
and hot carrier effects tend to lower the output impedance of the device.
The analog circuits in this thesis were designed so that first the circuits were described
using simple equations in hand analysis. The impact of the second-order effects on
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the behavior of the circuits was considered qualitatively. Then the circuits were sim-
ulated using HSPICE with level 50 parameters (Chapter 5) or ELDO with level 59
parameters (Chapter 6). These parameters allow an accurate characterization of the
second-order effects of the transistors also. The circuits in Sections 5.2.4 and 5.2.5
are biased to weak inversion region. Therefore, also the EKV model that can model
the drain current of a transistor in weak, moderate and strong inversion regions using
one equation was used in the hand analysis. Despite of careful process characteri-
zation and circuit design, the real characteristics of a circuit can only be revealed by
measuring an implemented chip.
5.2.1.2 Noise and Interference
Reference [6] showed that noise does not limit the accuracy of an analog CNN. How-
ever, if precautions are not taken, this may not be the case in a mixed-mode design.
This is because, even if the noise of the analog devices were negligible, noise (in-
terference) caused by the digital gates may be significant. In many digital CMOS
processes, n-type transistors are not built in a well. Also, a low resistivity substrate is
required to prevent latch-up. Since the drain of an NMOS is coupled to the substrate
via the drain-bulk capacitance, and the substrate is connected to global ground via an
inductor (bonding wire), switching digital gates introduce noise to the substrate. Also,
high current peaks drawn by standard digital gates during switching further introduce
noise to the analog ground/substrate. Additionally, capacitive coupling between fast
switching digital signal lines and analog signals introduce noise if precautions are not
taken during the layout phase. There are methods to reduce substrate noise, for exam-
ple, isolation with guard rings [7]. Also, low noise current mode logic [8] can be used
in the digital gates to reduce the transient currents. The good thing in a mixed-mode
CNN is that, during analog computation, the only digital logic that is allowed to switch
is in the A/D converters. In the following, it is assumed that with a careful design of
the digital parts in the A/D converters, noise is not an accuracy-limiting factor. In this
thesis, layout techniques were used to reduce the interference (see Section 5.4.2).
5.2.1.3 Mismatch
Processing variations introduce random variations to transistor parameters. Therefore,
the effect of device mismatch on accuracy is a major issue when it comes to sizing the
devices. In this thesis, threshold voltage and current factor mismatch are considered
and the accuracies of the analog circuits are derived within the presence of these non-
idealities. Device mismatch due to distance of devices is omitted. The variances of
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the threshold voltage and current factor mismatches were defined in [9] as
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where AVt and Aβ are process-dependent constants. σ2  ∆Vt  is the variance of the
threshold voltage between two nominally identical devices and σ2

Vt  is the variance
of threshold voltage of an individual device. The variations of the devices are assumed
normally distributed and independent. The variances of the current factor are defined
similarly.
Even if the mismatch of the analog transistors in this thesis is described with the
model of Reference [9], it is useful to acknowledge that the model has some shortcom-
ings when transistors of different geometries and operating points are described. Re-
search is ongoing in order to improve the simple mismatch model of Reference [9]. In
Reference [10], the effect of the aspect ratio of the transistor channel for the mismatch
was investigated and Reference [11] demonstrated a mismatch model that can be used
in all operating regions of a transistor. The mismatch models in References [9], [10]
and [11] use threshold voltage and current factor mismatches to characterize the tran-
sistor mismatch. Reference [12] proposed a mismatch model that is based on varia-
tions of process parameters. It is said that a process parameter-based mismatch model
gives more accuracy in predicting the matching of devices of different geometries and
biasing conditions.
Once the mismatch of an individual transistor is known, the effect of transistor
mismatch to the circuit performance needs to be sought. Different methods for identi-
fying which transistors in a circuit are least tolerant to mismatch have been developed.
Reference [13], for example, describes an algorithm for identifying mismatch-relevant
transistor pairs. In Reference [14], the effect of a mismatch of individual transistors
to circuits, and, furthermore, to systems was derived analytically. In this thesis, the
analog circuits are rather simple and single-ended. Therefore, it is quite straightfor-
ward to apply the method of Reference [14]. Since a current mirror is extensively
used in the cellular array processor, the mismatch of a current mirror is shown in the
following.
The difference of drain-source currents in a current mirror with two nominally
identical transistors can be derived to [14]
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The corresponding standard deviation of the current of an individual transistor is
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Now consider the current mirror shown in Figure 5.6. Assume that input transistor
M in is composed of Uin identical (unit) transistors in parallel and that Uout parallel
unit transistors are used to construct the output transistor M out. In Figure 5.6, σ

Iin 
and σ

Iout  are the standard deviations of the input and output currents of the current
mirror. The mirror factor (gain) of the current mirror is A

Uout  Uin. The standard
deviation of the current through a unit transistor is simplified to
σ

Ids  unit +
2Iin  AVt
Ì
2  W  L 

Vgs  Vt  
(5.5)
Equation 5.5 is simplified compared to Equation 5.4, under the assumption that the
effect of the current factor mismatch is insignificant compared to the threshold voltage
mismatch. This assumption is reasonable if relatively small gate overdrive voltages
are used. In that case, the effect of threshold voltage mismatch is dominant compared
to the effect of the current factor mismatch [14]. This assumption is utilized also
elsewhere in this thesis. The standard deviation of the output current of the current
mirror can be determined to
σ

Iout )
Í
A
Uin

σ

Ids  unit Î 2  A2 Ï  σ  Iin * 2 
1
Uin

σ

Ids  unit * 2 Ð

(5.6)
where the first term is due to the variances of the parallel output transistors. The
second and third terms in Equation 5.6 correspond to the variances of the input current
and the input transistors, respectively.
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The mismatch-relevancy of individual transistors can be reasoned from the mis-
match models of the circuits. Mismatch parameters AVt and Aβ were not available for
the process that was used. However, suggestive quantitative estimates of mismatch
were computed for the circuits of Sections 5.2.3, 5.2.4 and 5.2.5. In the calculations,
the mismatch parameters AVt and Aβ were estimated to 6mVµm and 1.8%µm, respec-
tively. These estimates are based on References [6] and [9]. The mismatch parameters
of p- and n-type transistors were assumed equal.
5.2.2 Choice of Multiplier for a Mixed-Mode CNN
5.2.2.1 Commonly Used Multipliers in Programmable CNNs
In CMOS realizations of programmable CNNs, multipliers with the multiplying tran-
sistor operating in the linear region are commonly used. Even if the linear region is
selected, a choice between many different types of multipliers still exists [15]. The
20  20 CNN [16] used a two-quadrant differential transconductance multiplier multi-
plexed to four-quadrant operation. Being capable of effectively suppressing second-
order nonlinear components, this multiplier provides high linearity at the cost of low
signal to bias ratio and large size. In most cases, such high linearity is not needed in
a CNN, so it is worth investigating other alternatives. A one-transistor, four-quadrant
multiplier [17] was used in, for example, circuits of References [18] and [19]. It
highlights a compact size, rather good signal to bias ratio, sufficient linearity and an
inherent four-quadrant operation. The downsides are that a current conveyor is needed
in each cell and that resistive voltage drops affect the weight distribution.
5.2.2.2 Multiplication in a Mixed-Mode CNN
In a mixed-mode CNN, analog circuits are used to carry the main computational bur-
den; these are complemented with digital circuits. The emphasis is on using simple
analog circuits to make the design efforts leading towards low operating voltages eas-
ier. Also, if the analog circuits are simple, it may be possible that designs could
be re-used in different silicon processes without major modifications in the circuit
topologies. In addition to this, compact size and low power consumption are obvious
requirements. When the multiplication scheme is considered for a mixed-mode CNN,
it is important to notice that the sign of cell output is known at all times. Consequently,
a one-quadrant multiplier can be used and four-quadrant operation can be obtained by
steering the output current of the one-quadrant multiplier to a positive or negative sum
node. This may lead to a good compromise between compactness, signal to bias ratio
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and accuracy. A one-quadrant multiplier is also easy to use with one-quadrant cir-
cuits used to produce the polynomial terms. A one-quadrant analog transconductance
multiplier was chosen for the cellular array processor realization. It is a single-ended
variant of the multiplier used in [16].
5.2.3 Multiplier Structure
Figure 5.7 depicts a four-quadrant multiplier that uses an analog one-quadrant transcon-
ductance multiplier, current steering switches and digital logic. The one quadrant mul-
tiplier is composed of analog transistors MR, M1 and M2. Transistor MR is used to
convert current Iin to voltage. Transistor M1 is biased to the linear region and tran-
sistor M2 (in saturation) sets voltage Vds  1 (drain-source voltage of transistor M1) to a
value that corresponds to the desired weight. Bias voltage Vr is used to set the channel
resistance of transistor MR to a desired level and bias voltage Vc sets the bias current
of transistor M1. Multiplier bias voltages Vr and Vc are globally denoted as VRESX1
and VCMX1 (see Table B.8). Because the weight voltage Vw is connected to the gate
of transistor M2, it does not draw any current. However, bias voltage Vc is attached
to the source of transistor MR. Therefore, the driver of voltage Vc has to be strong
enough, while resistive drops in the distribution of voltage Vc have to be minimized in
the layout phase. Voltages Vc, Vr and Vw are referenced to VSS.
Four-quadrant operation is obtained using transistors M3-M6 that steer current
Id to one of four scaling nodes. In these scaling nodes, the current is scaled by 1,
4, -1 or -4 using current mirrors, and the scaled currents are combined. The bias
current component of the combined current is removed by sampling (see Section 5.3).
The current scaling circuits 1X , 4X ,

1X and

4X are shared by several multipliers.
Signals S

, S4

, S

and S4

control the current steering transistors M3, M4, M5
and M6. The digital control logic uses the sign bit of input data (x Ł 7

or rgi Ł 7

), sign
bit of weight Wsign and msb of weight Wmsb as inputs. The contents of control blocks
CT 1-CT4 are shown in Figure 5.7 surrounded by a dotted line. Pull-down transistor
MC is biased to weak inversion so that a low static power dissipation is obtained.
Inputs a and b are conditional pull-up signals. Later in this section, simulation results
of the one-quadrant multiplier are shown. The simulations were carried out by using
HSPICE level 50 parameters of a standard 0.25µm digital CMOS process and a 3V
operating voltage.
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Figure 5.7 One quadrant multiplier, current steering switches and control logic. The sizes
(W Ú L, in µm) of the analog transistors are also shown.
5.2.3.1 Input-Output Characteristics
The one-quadrant multiplier of Figure 5.7 is composed of an I/V converter and a vari-
able gain V/I converter in cascade. The transfer curve of the I/V converter (transistor
MR) is obtained by noting that Vgs Û 1 Ü Vds Û R Ý Vc. Since transistor MR is biased to the
linear region, voltage Vgs Û 1 can be derived to
Vgs Û 1 Ü Vr Þ Vt Û R Þß à Vrc Þ Vt Û R á 2 Þ
2Iin
βR â (5.7)
where βR Ü µnCoxWR ã LR is the current factor of transistor MR and Vrc Ü Vr Þ Vc.
The channel resistance of transistor MR, namely RR, is defined as ∂Vgs Û 1 ã ∂Iin. It can
be verified that ∂RR ã ∂Iin and ∂2RR ã ∂I2in are positive. Therefore, RR increases as a
function of Iin so that the speed of increase of RR also increases with Iin. This can be
observed from the dashed curve in Figure 5.8 that shows Vgs Û 1 as a function of current
Iin.
As a first-order approximation, the current through transistors M1 and M2 is
Id Ü β1 à Vgs Û 1 Þ Vt Û 1 á Vds Û 1 Þ β1
V 2ds Û 1
2
â
(5.8)
where
Vds Û 1 Ü Vw Þ Vt Û 2 Þ¬ä 2Id ã β2 å (5.9)
Therefore, voltage Vds Û 1 decreases with current Id . The fact that Vds Û 1 is a function of
Id causes nonlinearity because reduction in Vds Û 1 is equivalent to lowering the weight.
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What further decreases ∂Id ã ∂Vgs Û 1 with Id is that the mobility of electrons of transistor
M1 is reduced as a function of gate voltage due to the vertical electric field. However,
the nonlinearity of the I/V converter counteracts this and some linearization takes
place. Figure 5.8 shows simulations of Id vs. Iin with weight voltages Vw ranging from
0.55V to 0.75V with increments of 50mV.
Transistor M1 is in the linear region if Vgs Û 1 æ Vds Û 1 Ý Vt Û 1. Since Vds Û 1 increases
with Vw, transistor M1 is closer to saturation region the larger the weight and smaller
the input. Close to saturation, the current through transistor M1 is a combination of
characteristics of the linear region (Equation 5.8) and square law characteristics. The
square law term counteracts the effect of the term
Þèç
Id in Equation 5.9 and some
linearization takes place. This can be seen from the top solid curve (corresponding
to largest weight, closest to saturation) in Figure 5.8. First the curve bends upwards
(effect of the square law term) and, when Iin é 1µA, the effect of the square law term
becomes less significant than the square root term of Equation 5.9 and the curve starts
to turn downwards. Even if some linearization takes place, in some applications the
linearity of this multiplier may not be adequate.
The signal to bias ratio of the simulated one-quadrant multiplier increases approx-
imatively linearly with the weight, being 0.6 with Vw Ü 0 å 55V and 3.8 with weight
Vw Ü 0 å 75V. In order to keep the signal to bias ratio as large as possible, the weight
range is extended by scaling the current conditionally up by four. If compared to a two
quadrant multiplier, the input voltage range of the V/I converter is effectively doubled
because the input range is folded. That is because only half of the total input voltage
range has to fit into the linear region of the V/I converter. Also, when a four-quadrant
multiplier is formed by multiplexing a one-quadrant multiplier, the nonlinearities are
odd-symmetric around origin.
5.2.3.2 Accuracy
Next, the accuracy of the multiplier is determined. The accuracy of the I/V converter
is assessed by using a simplified expression for the voltage over transistor MR, namely
Vds Û R Ü
Iin
βR à Vrc Þ Vt Û R á'â (5.10)
where Vrc Ü Vr Þ Vc. Variation of Vds Û R in two nominally identical transistors MR due
to mismatch is determined to
∆Vds Û R Ü
∂Vds Û R
∂βR ∆βR Ý
∂Vds Û R
∂Vt Û R
∆Vt Û R Ý
∂Vds Û R
∂Iin
∆Iin
â
(5.11)
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Figure 5.8 Multiplier transfer curves and Vgs ê 1 vs. Iin.
which yields
∆Vds Û R Ü Vds Û R ë Þ
∆βR
βR Ý
∆Vt Û R
Vrc Þ Vt Û R
Ý
∆Iin
Iin ì
å
(5.12)
The standard deviation of voltage Vds Û R is thus
σ
à
Vds Û R á+Ü
Vds Û R
ç
2
ß
ë
σ
à
∆βR á
βR ì
2
Ý
ë
σ
à
∆Vt Û R á
Vrc Þ Vt Û R ì
2
Ý
ë
σ
à
∆Iin á
Iin ì
2
å
(5.13)
This is present at the gate of transistor M1. Therefore, the accuracy of the I/V converter
is optimized by using a large gate overdrive voltage. The difference of current Id
between two identical multipliers is described by
∆Id Ü
∂Id
∂β1 ∆β1 Ý
∂Id
∂Vds Û 1
∆Vt Û 2
Ý
∂Id
∂Vgs Û 1
∆Vds Û R å (5.14)
The threshold voltage mismatch of transistor M1 is not considered because it affects
the bias current of the multiplier and is removed by sampling. Also, the current factor
mismatch of transistor M2 is omitted since Vgs Û 2 is small (β2 is large). The relative
standard deviation of current Id can be approximated using
σ
à
Id á
Id
Ü
ß
ë
σ
à
β1 á
β1 ì
2
ÝFë
σ
à
Vt Û 2 á
Vds Û 1 ì
2
Ýíë
σ
à
Vds Û R á
Vgs Û 1 Þ Vt Û 1 ì
2
(5.15)
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where the first and third terms are determined using Equation 5.8 and by assuming
that Vds Û 1 î Vgs Û 1 Þ Vt Û 1. Thus, the relative standard deviation of Id is minimized by
using large weights. Also, the range of Vgs Û 1 should be as large as possible. However,
the range of Vgs Û 1 is constrained by linearity requirements.
Current Id is mirrored once or twice depending on the sign of the multiplication.
Assuming that Uin is unity and that identical (unit) transistors are used in parallel,
according to Equation 5.6, the relative standard deviations of the output current of the
multiplier with scaling factors 1, 4, -1 and -4 are
σ
à
Iout Û 1 á
Iout Û 1
Ü
1
Iout Û 1 ï
à
σ
à
Id áÎá 2 Ý 2 à σ à Ids Û P áÎá 2
â
(5.16)
σ
à
Iout Û 4 á
Iout Û 4
Ü
1
Iout Û 4 ð
16 ñ
à
σ
à
Id áÎá 2 Ý à σ à Ids Û P á*á 2 ò Ý 4 à σ à Ids Û P áÎá 2
â
(5.17)
σ
à
Iout Û ó 1 á
Iout Û ó 1
Ü
1
Iout Û ó 1
ï
à
σ
à
Iout Û 1 á*á 2 Ý 2 à σ à Ids Û N áÎá 2 (5.18)
and
σ
à
Iout Û ó 4 á
Iout Û ó 4
Ü
1
Iout Û ó 4
ï
à
σ
à
Iout Û 4 áÎá 2 Ý 2 à σ à Ids Û N á*á 2
â
(5.19)
respectively. Terms σ
à
Ids Û P á and σ à Ids Û N á in Equations 5.16 - 5.19 are the standard de-
viations of currents in p- and n-type unit transistors in saturation. Using the equations
provided, the accuracy of the multiplier can be estimated.
Table 5.1 shows numerical estimates of relative standard deviations of the output
current of the multiplier and voltages that were used in the estimation. The standard
deviations were determined using the largest weight and the maximum input current
that were used in the simulation of Figure 5.8. The estimations are based the equa-
tions above and the voltage levels are obtained from the simulation of Figure 5.8. The
current mirrors in the sum block of Figure 5.13 are composed of p- and n-type tran-
sistors, the sizes (W
ã
L, in µm) of which are 6/2.5 and 5/3. Using these dimensions
and a gate overdrive voltage of 250mV, standard deviations σ
à
Ids Û P á and σ à Ids Û N á were
computed. In Section 5.5.2, the relative standard deviation at the output of a multiplier
was measured to 4.4%. The estimated and measured results cannot be compared di-
rectly because the measured figures also include the deviations of the data converters.
However, they are in the same order of magnitude.
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Voltage or Ratio Value @ maximum Iin
Vrc Þ Vt Û R 1500mV
Vds Û R 420mV
σ ô ∆Iin õ
∆Iin 0
σ
à
Vds Û R á 1.8mV
Vds Û 1 70mV
Vgs Û 1 Þ Vt Û 1 510mV
σ ô Id õ
Id
3.62%
σ ô Ids ö P õ
Ids ö P
0.88%
σ ô Ids ö N õ
Ids ö N
0.88%
σ ô Iout ö 1 õ
Iout ö 1
3.82%
σ ô Iout ö 4 õ
Iout ö 4
3.75%
σ ô Iout ö ÷ 1 õ
Iout ö ÷ 1 4.02%
σ ô Iout ö ÷ 4 õ
Iout ö ÷ 4
3.95%
Table 5.1 Relative standard deviations of the output current of the multiplier and voltages that
were used in the estimation.
5.2.4 Circuit for Producing the Quadratic Term
Since one-quadrant analog operation is required from the circuit for producing the
quadratic term, the bias currents are low compared to, for example, the two-quadrant
current squarer of [21]. In the following, the current squarer that was used in the
cellular array processor is analyzed and simulation results are shown.
5.2.4.1 Current Squarer
The quadratic term was realized using a circuit shown in Figure 5.9. Transistors MR
(I/V converter) and M1 (nonlinear V/I converter) produce the square of the input cur-
rent and transistors M2 and M3 mirror the output current Ix2 to a multiplier. P-type
transistor MR is biased to the linear region so that Vr Þ Vc ø Vt Û R. The current through
transistor MR is
Iin Ü βR ù
V 2sd Û R
2 Ý à
Vcr Ý Vt Û R á Vsd Û R ú
â
(5.20)
where βR Ü µpCoxWR ã LR is the transconductance parameter of transistor MR and Vcr Ü
Vc Þ Vr. The bias voltages Vr and Vc are chosen so that Vcr Ý Vt Û R is much larger than
Vsd Û R, so that the I/V converter is approximately linear. Transistor M1 is biased into the
weak inversion region using bias voltages Vc and Vss2. Bias voltages Vr, Vc and Vss2
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Figure 5.9 The circuit for generating the quadratic term of cell output current. The sizes (W Ú L,
in µm) of the transistors are also shown.
of the current squarer are globally denoted as VRESX2, VCMX2 and VSS2. They are
referenced to VSS (bulk). The current through a transistor can be accurately modeled
by the Enz-Krummenacher-Vittoz (EKV) transistor model [22], but the EKV model is
also useful in hand calculations. That is because one equation can be used to describe
the current of a transistor in weak, moderate and strong inversion regions. The current
through transistor M1 is
IM1 Ü IS   ln
ë
1
Ý
exp
 
Vp Þ Vs Û 1
2UT 7ì
2
â
(5.21)
where UT is the thermal voltage, Vs Û 1 Ü Vvss2, IS is a specific current proportional to
slope factor ns and Vp is the pinch-off voltage proportional to Vg Ü Vs Û R. The slope
factor is
ns Ü 1 Ý
γ
ä
Vp Ý 2ΦF â
(5.22)
where γ is the body effect factor and ΦF is the bulk Fermi potential. In the EKV model
all voltages are referenced to bulk.
Equation 5.21 shows that as voltage Vg (and consequently Vp) increases, the cur-
rent characteristics of transistor M1 shift continuously from the exponential current
growth of weak inversion to square law characteristics of strong inversion. The volt-
age range of Vg has to be carefully selected in order for IM1 to obtain close resemblance
to a quadratic current. Transistor M1 is biased into weak inversion so that δIM1 ã δIin at
Iin Ü 0 would be as small as possible, while with Iin æ 0 the current would have a close
resemblance to an ideal quadratic term. Because transistor M1 is biased into the weak
inversion region, the operating point current is small. Comparison of the HSPICE-
simulated and ideal quadratic terms of Figure 5.10 shows that the simulated quadratic
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Figure 5.10 Simulated and ideal quadratic and cubic terms.
term approximates fairly well to the ideal quadratic term. In the simulations, a 3V op-
erating voltage and level 50 parameters of a 0.25µm digital CMOS process were used.
The voltage range of Vg Û 1 was from 600mV to 920mV (referenced to bulk) and Vss2
was 0.1V. The nominal threshold voltage of a p-type transistor in the process is 0.55V.
The measured and ideal quadratic terms are available in Figure 5.23 for comparison.
5.2.4.2 Accuracy
Next, the accuracy of the current squarer is determined. The standard deviation of
Vsd Û R of transistor MR is
σ
à
Vsd Û R á+Ü
Vsd Û R
ç
2
ß
ë
σ
à
∆βR á
βR ì
2
Ý ë
σ
à
∆Vt Û R á
Vcr Ý Vt Û R ì
2
Ý ë
σ
à
∆Iin á
Iin ì
2
å
(5.23)
It was derived using Equation 5.20 by assuming that Vsd Û R î Vcr Ý Vt Û R. Like Equation
5.13, Equation 5.23 also is minimized with large gate overdrive voltages. The stan-
dard deviation of current IM1 of the current squarer was determined so that the current
factor mismatch of transistor M1 was discarded and threshold voltage mismatch was
used. That is because Vg Û 1 is small and the threshold voltage mismatch cannot be re-
moved by sampling because of the nonlinear V/I characteristics of transistor M1. The
square law equation of the strong inversion region was used in computing the stan-
dard deviation of IM1 since the transistor operates mostly in this region. The relative
standard deviation of the current with large values of Iin can be approximated by
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Voltage or Ratio Value @ maximum Iin
Vcr Ý Vt Û R 950mV
Vsd Û R 320mV
σ ô ∆Iin õ
∆Iin , current squarer 0
σ
à
Vds Û R á 1.5mV
Vgs Û 1 Þ Vt Û 1 260mV
σ ô I
x2 õ
I
x2
2.02%
σ ô ∆Iin õ
∆Iin , multiplier
σ ô I
x2 õ
I
x2
σ ô Iout ö 4 õ
Iout ö 4
4.1%
σ ô Iout ö ÷ 4 õ
Iout ö ÷ 4 4.29%
Table 5.2 Relative standard deviations of the output current of a current squarer and the output
current of a multiplier that is controlled by a current squarer. Also shown are the voltages used
in computing the estimate.
σ
à
IM1 á
IM1
Ü
2
à
Vgs Û 1 Þ Vt Û 1 á
ï
à
σ
à
Vt Û 1 á*á 2 Ý à σ à Vsd Û R á*á 2
â
(5.24)
where Vgs Û 1 Ü Vc Ý Vsd Û R Þ Vss2. Since the output current of transistor M1 is sensitive
to the gate overdrive voltage, the swing of Vgs Û 1 should be as large as possible. The
standard deviation at the output current of the current squarer σ
à
Ix2 á is obtained by
adding the contributions of transistors M2 and M3 to σ
à
IM1 á . When a current squarer
is used to control a multiplier, the standard deviation of the output current of the
multiplier increases. Table 5.2 shows the estimated relative standard deviation of the
current squarer. It also shows an estimate of the relative standard deviation of the
output current of a multiplier that is controlled by a current squarer. The voltages
used in the estimates are from the simulation shown in Figure 5.10. In Section 5.5.2,
the measured relative standard deviation of a multiplier that is controlled by a current
squarer was determined to 7.3%. Even if the measured figure includes the deviations
of the data converters, the estimate produced analytically is too optimistic. This is
probably because transistor M1 in the current squarer is biased to weak inversion
region and the simple square law model of Equation 5.24 is not accurate enough. It is
also possible that in the measurement the internal signal ranges of the current squarer
were not the same as in the simulations.
5.2.5 Circuit for Producing the Cubic Term
Figure 5.11 shows the circuit used for producing the cubic term of input current Iin.
The circuit is otherwise similar to that used for the quadratic term but in this case
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Figure 5.11 The circuit for generating a cubic term of input current Iin. The sizes (W Ú L, in µm)
of the transistors are also shown.
the input current Iin is converted to a voltage with an n-type transistor MR and Vs Û 1 is
connected to ground. Bias voltages Vr and Vc of the circuit are globally denoted as
V RESX3 and VCMX3. In Section 5.2.3, it was shown that the channel resistance of
n-type transistor MR increases as a function of Iin, so that the speed of the increase is
faster the larger Vds Û R is. This provides extra boost to ∂IM1 ã ∂Iin at large Iin and helps
the output current gain resemblance to the ideal cubic term. This can be verified from
Figure 5.10, which shows the HSPICE simulated and ideal cubic terms. Again, since
the operating point of transistor M1 is biased into the edge of the subthreshold region,
the bias current is very small. The voltage range of Vg Û 1 extended from 460mV to
780mV. The nominal threshold voltage of an n-type transistor is 0.56V. The accuracy
of the circuit can be defined as for the circuit for producing the quadratic term. An
estimate was computed for the relative standard deviation at the output of the circuit
for producing the cubic term and for a multiplier that was controlled by such a circuit.
Table 5.3 shows the results and the voltages used in the computation. The measured
relative standard deviation of a multiplier that is controlled by a circuit for producing
the cubic term is 7.4%. This is shown Section 5.5.2. As in case of the current squarer,
the computational estimate of the accuracy gives too optimistic figures.
5.3 Data Converters
A/D and D/A converters are needed in this design to interface between the analog
arithmetic circuits and the digital integrator. In addition to this, A/D conversion is
also utilized in subtracting the bias current from the input current of a PU. There-
fore, the A/D converter block contains two converters, namely ADCQ that is devoted
to eliminating the bias currents and ADCD to sample the state derivative. Since the
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Voltage or Ratio Value @ maximum Iin
Vrc Þ Vt Û R 1540mV
Vds Û R 320mV
σ ô ∆Iin õ
∆Iin , cubic circuit 0
σ
à
Vds Û R á 1.4mV
Vgs Û 1 Þ Vt Û 1 220mV
σ ô I
x3 õ
I
x3
2.29%
σ ô ∆Iin õ
∆Iin , multiplier
σ ô I
x3 õ
I
x3
σ ô Iout ö 4 õ
Iout ö 4
4.20%
σ ô Iout ö ÷ 4 õ
Iout ö ÷ 4 4.38%
Table 5.3 Relative standard deviations of the output current of the circuit for producing the
cubic term and the output current of a multiplier that is controlled by such a circuit. Also shown
are the voltages used in computing the estimate.
integrator operates with two’s complement numbers, the output of ADCD is converted
to two’s complement form before it is fed to the integrator and the D/A converters take
two’s complement numbers as inputs. In the mixed-mode CNN architecture, the A/D
and D/A converters are used to determine intermediate processing values also, instead
of just the final processing result. Therefore, a relatively high conversion speed is
required. Since A/D and D/A converters are included in every processing unit, they
must occupy a small die area and have a low power consumption. A 7-bit binary
weighted current D/A converter is used in this design. The eighth bit (sign bit) of the
D/A conversion is realized by the current steering switches of the multipliers. The
A/D converter used here is a successive approximation register (SAR) ADC with 7-bit
resolution.
5.3.1 Choice of A/D Converter for a Mixed-Mode CNN
An A/D converter in a mixed-mode CNN must occupy a small die area and have a low
power consumption. Simultaneously, a relatively fast conversion speed is required but
the accuracy requirement is moderate (around 7-8 bits). The same kind of performance
metrics are required from converters in pixel-level A/D converters. In [23], an area ef-
ficient single slope ADC was used in which a global analog ramp voltage is compared
to sensor output. When the comparator switches, a global gray code that changes with
the analog ramp is latched into the in-sensor memory. In [23], the conversion time
was 20µs. A similar type of converter is multi-channel bit-serial A/D converter, which
in [24] achieved a 10µs conversion time. The difference from a mixed-mode CNN is
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that, in the sensor application, the converter is not used in the computation of interme-
diate values but just for converting the final result. Therefore, the speed requirements
are not so strict. The conversion time using approaches like [23] or [24] cannot be sig-
nificantly reduced because the determination of one bit takes several clock cycles. A
faster A/D converter should be used in a mixed-mode CNN. In a flash A/D converter
the whole conversion is performed during one clock cycle. However, flash convert-
ers occupy too much area and the power consumption is too high, even at moderate
accuracies.
A good compromise between speed and die area can be achieved when a succes-
sive approximation register (SAR) ADC or algorithmic (cyclic) ADC is used [25]. A
SAR-type ADC, for example, is capable of converting one bit during one clock cycle.
These types of converters can be built either in current or voltage mode. Current mode
converters are the preferred choice for a mixed-mode CNN: couplings between PUs
are represented using currents that are summed at the ADC input and linear resistors
(for I/V conversion) are difficult to build using a digital CMOS process. In Refer-
ence [26], current mode algorithmic converters are analyzed and in Reference [27] a
current mode, SAR-type converter is presented. The operation of SAR and algorith-
mic converters rely on the same principles: the conversion is determined bit by bit
starting from the most significant bit (msb). In the cellular array processor realization,
a current mode SAR-type ADC was used because it provides a good combination of
speed, die area and accuracy.
The current entering the A/D converter may contain bias currents (operating point
currents) or offset currents (due to device mismatch), which have to be eliminated
before the actual sum of currents can be converted. These can be eliminated with,
for example, current sampling techniques using analog current memories. The hold
time of the current memory sets constraints to the speed of the control circuitry that
is used to control the mixed-mode CNN. Here the offset/quiescent currents are elimi-
nated by sampling with another ADC. Since the result of the A/D conversion is stored
into a static memory, this is a time-independent method. Therefore, the speed require-
ments of the control/evaluation setup are relaxed. It turned out that this facilitated the
debugging and evaluation phase significantly.
5.3.2 Asynchronous Control Signal Generator
The control signals of the A/D converters are generated asynchronously on chip.
Therefore, fast conversion speeds are available even if the control setup is slow. The
realization of the asynchronous control signal generator is depicted in Figure 5.12.
86 Mixed-Mode Cellular Array Processor Realization
delay_1 delay_2 delay_1 delay_2
sample
ct 5ct 6
Figure 5.12 Asynchronous control signal generator.
The delay block consists of a current-starved inverter [28] (current in pull-down path
is limited) and a regular inverter in cascade. The fall time of the current-starved in-
verter is controlled by an adjustable NMOS current source. When signal sample is
turned HI, signal ct  6  turns HI for a time determined by block delay 1. When the
signal has propagated through the delay block, ct  6  turns LO. Then the signal starts
to propagate through block delay 2. This delay block is included in order to guarantee
that the control signals do not overlap. After the delay, control signal ct  5  is acti-
vated and the signal generation proceeds similarly for all subsequent control signals
ct  4
â
0  . Control signal ct  0  is also driven to a pad and can be measured outside the
chip. Therefore, the actual conversion time and pulse ratio can be measured.
5.3.3 Current Mode SAR A/D Converter Block
Figure 5.13 shows the contents of the ADC block. It contains two current mode 7-bit
SAR-type A/D converters (ADCQ and ADCD). ADCQ is composed of register block
reg Q and block cs Q that contains binary weighted current sources. Similarly, ADCD
is composed of blocks reg D and cs D. Furthermore, the converters share the asyn-
chronously generated control signals ct  6
â
0  and use the same current comparator. The
sum block removes part of the bias current using current source transistors M
Ý
, M4
Ý
,
M
Þ
and M4
Þ
. The remaining currents at nodes I 	 , I ó , I4 	 and I4 ó are scaled using
current mirrors with mirror factors of +1, -1, +4 or -4, respectively. The magnitudes
of VC
	
, VC4
	
, VC
ó
and VC4
ó
are determined in a dummy PU outside the processor
grid. The dummy PU is shown in Figure 5.17 of Section 5.4.2. The W/L ratios of
transistors M
Ý
, M4
Ý
, M
Þ
and M4
Þ
were chosen to be 87% of the width/length ra-
tios of transistors M1-M4 in Figure 5.17. Only the bias currents corresponding to the
quadratic terms are subtracted using these current sources because the bias currents
due to linear and cubic terms are signal (sign) dependent.The amount of bias current
in the resulting current Isum is approximately
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Figure 5.13 Block-level description of the SAR type A/D converter.
where Iq à A ô 1 õk Û l á , Iq à A
ô 2
õ
k Û l á and Iq à A
ô 3
õ
k Û l á are the bias current components of Iq Û sum due to
linear, quadratic and cubic couplings. Iq Û sum is the bias current that is left for ADCQ to
remove.
Register block reg Q in ADCQ is composed of logic gates and seven SRAMs. The
logic AND gates are used to control the writing of the SRAMs using control signal
wr Q and the asynchronous control signals ct  6
â
0  . The outputs of reg Q are defined
by a logic OR function of SRAM outputs and the asynchronous control signals. The
conversion proceeds bit by bit towards lsb as control signals corresponding to lower
bits activate. Output Q  6  of reg Q (the sign bit of the conversion) is used to set the
direction of the output current of current source block cs Q. Outputs Q  5
â
0  are used to
control the binary weighted current sources. ADCD works similarly to ADCQ. If out  6 
is HI, the outputs out  5
â
0  are inverted and appended by unity before they are taken
to the integrator (conversion from sign and magnitude to two’s complement number
representation). Half adders are used to perform the addition by unity. The half adder
is constructed in a similar fashion to that of the full adder shown in Figure 5.5. Figure
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Figure 5.14 Current comparator.
5.14 depicts the current comparator. As in Reference [29], transistors M1 and M2 are
included to reduce the voltage swing of the input node I in. This way, faster operation
is obtained. Depending on which one of signals wr D and wr Q is active, one of the
sign bits Q ﬃ 6  or D ﬃ 6  is used to choose the polarity of the comparator output.
The current sources of blocks cs D and cs Q are as depicted in Figure 5.15 (drawn
with denotations of cs D). Output currents of binary weighted current sources (transis-
tors M1-M6) are steered either to transistor M7 or to the output. This way the current
through the current sources stays more stable during conversion. The current sources
are scaled so that the W/L ratios of transistors M1-M6 in cs D are twice as large as
those of cs Q. Therefore, scaling parameter kA (in Equation 4.6) of ADCD is twice as
large as that of ADCQ. Because of this, ADCQ can convert small currents with a better
resolution than ADCD.
5.3.4 D/A Converter
Figure 5.16 shows the 7-bit binary weighted current D/A converter used in this de-
sign. The eighth bit (sign bit) of the D/A conversion is realized by the current steering
switches of the multipliers shown in Figure 5.7. Since the digital integrator operates
with two’s complement numbers, the D/A converter is able to use them as inputs. The
binary weighted current sources M1-M7 are controlled with ci ﬃ 6  0  . ci ﬃ 6  0  equals
the digital cell output (x ﬃ 6  0  or rgi ﬃ 6  0  ) if the sign bit S ﬃ 7  (x ﬃ 7  or rgi ﬃ 7  ) is LO.
Otherwise ci ﬃ 6  0  equals the inverted digital cell output. The conversion from two’s
complement to sign and magnitude representation is completed so that a current cor-
responding to lsb is added to the D/A converter output current. This is performed by
controlling current source transistor M8 with the sign bit S ﬃ 7  . Analog addition of
unity is more compact than when half adders are used. Because linear, quadratic and
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Figure 5.15 The current source block in the ADC (drawn with denotations of cs D).
cubic couplings are used in this design, the converter has three equal output currents
Ix, Iout2 and Iout3. Output current Ix is taken directly to multipliers. Output currents
Iout2 and Iout3 are forwarded to the circuits that produce the quadratic and cubic terms,
respectively.
5.4 Peripheral Devices and Layout Design
As Figure 5.1 shows, the array of PUs is complemented by decoders, digital memories
for storage of weights, D/A converters for converting the digital weights to analog
voltages and an ADC control signal generator. Also included on chip is a dummy PU.
The decoders were included in order to distinguish the row, column and the layer of
a PU in a random access fashion. Furthermore, a decoder was put into the chip to
control the writing of the weights. The 27 D/A converters that are used to produce the
analog weight voltages were built using binary weighted current sources. The current
was transformed to voltage using a similar one-transistor I/V converter that was used
in the multiplier. The control signal generator is depicted in Section 5.3. The rest of
this section shows the dummy PU that was included outside the array of PUs. Also,
the layout arrangement of PUs and the layout of one PU are shown.
5.4.1 Dummy Processing Unit
Figure 5.17 depicts the dummy PU that was placed to the periphery of the chip. The
purpose of the dummy PU is to provide the sum block shown in Section 5.3.3 with
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Figure 5.16 Current mode D/A converter.
voltages VC
	
, VC4
	
, VC ó and VC4 ó . It can also be used to test the analog arithmetic cir-
cuits and the DAC. The dummy PU contains register REG B that is used to control the
DAC and the multipliers. The three output currents of the DAP block are turned into
voltages by the I/V converters of the multipliers. The corresponding voltages V x1,
V x2 and V x3 can be measured from outside the chip. As can be reviewed from Fig-
ure 5.7, each multiplier has four output currents. In the dummy PU, the four output
currents of all 27 multipliers are added together and mirrored using transistors M1-
M4. The I 	 output current can be measured from outside the chip via transistor M5,
the drain of which is connected to a pad. During processing, voltages V x1 and V x3
are connected to ground and zero is written to REG B. This way, only the bias cur-
rents corresponding to the quadratic term are mirrored and, consequently, contribute
to voltages VC
	
, VC4
	
, VC ó and VC4 ó . This is as required in Section 5.3.3.
5.4.2 Arrangement and Layout of PUs
A prototype chip as described in Sections 5.1, 5.2 and 5.3 was manufactured using a
standard 6-metal, single poly digital 0.25µm CMOS process. The chip contains 2 & 72
PUs arranged in four rows of 2 & 18 PUs. Figure 5.18 illustrates the arrangement of the
PUs by showing a 2 & 4 network arranged in two rows of 2 & 2 PUs. The orientations
of adjacent PUs are different, for example PU
à
1
â
1
á
is horizontally flipped compared
to PU
à
2
â
1
á
. The left and right edges of the 2 & 4 network are connected because the
border condition is cyclic in the horizontal direction.
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Figure 5.17 Dummy processing unit.
A microphotograph of the chip is shown in Appendix A. The aspect ratio of the
implemented PU is relatively small so that a rectangular die is obtained. Figure 5.19
shows the layout of one PU without the global wiring. The width and length of the PU
are 131µm and 320µm, respectively. Different circuit blocks are circumscribed and
identified in the figure. Each PU has 7092 transistors in an area of 0.042mm2 and the
processor core of 144 processing units occupies 6.1mm2. The total transistor count
is 1.027 million and with pads, template memories and other supporting hardware the
design occupies an area of 10mm2. The whole layout was manually drawn in order to
minimize the area.
In order to reduce interference, guard rings were used to isolate the analog and
digital parts of the design. In addition to this, the analog and digital operating voltages
and grounds were distributed to the chip using separate wires. In order to reduce the
inductance of the bonding wires, several pins were used to bring the operating voltages
and ground levels to the chip. Eight pins were used for both the 3V digital operating
voltage and the digital 2.5V operating voltage, while seventeen pins were used for
digital ground. Eight pins were also used for the 3V analog operating voltage, while
nine pins were used for the analog ground.
5.5 Experimental Results
In this section, measurement results of the chip are shown. The chip uses three power
supplies, 3V in analog parts, 2.5V in the digital integrator and 3V in the logic of the
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Figure 5.18 Illustration of the arrangement of the PUs by showing a 2 , 4 network arranged in
two rows of 2 , 2 PUs.
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Figure 5.19 Layout of a mixed-mode processing unit.
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A/D and D/A converters. The three 36 & 8-sized SRAMs within each processing unit
can be randomly accessed for I/O operations. Also, the SRAMs in ADCQ of each PU
can be read. The functional testing of the chip was carried out by using a measurement
board that was attached to a PC. The power consumption and speed measurements
were completed by using a pattern generator for controlling the fast signals.
5.5.1 Measurement Arrangement
Appendix B lists the digital control signals and bias/reference voltages that are needed
to use the chip. The control and I/O of the chip is completely digital. Since all mem-
ories on chip are SRAMs, and the fast control signals of the ADC are produced asyn-
chronously on chip, functional measurements can be carried out using a slow control
setup. Appendix C depicts the measurement board that was constructed for the mea-
surements. A PC was used to control the chip via the measurement board and to show
the measurement results. This provided a flexible, easily programmable, measure-
ment environment. The speed and power measurements were completed so that the
fast switching integrator signals were generated using a pattern generator.
5.5.2 Analog Parts and Data Converters
Figure 5.20 shows measured A/D output codes vs. D/A input codes with different
weights controlling the multiplier. The measurement was carried out so that A ô 1 õ22 was
altered and all other weights were zero. First the bias current was eliminated with
ADCQ and then DAP1 was used to control a multiplier within a PU. The resulting cur-
rent was sampled with ADCD. The voltage swing at the input of the analog multiplier
was 0.28V, while the analog weights in this example ranged from 0.56 to 0.68V. It
should be noted that the currents entering a processing unit are summed before the
A/D conversion. Consequently, the contribution of small weights is also significant.
Figure 5.21 shows the signal to bias ratio with 17 different weights, namely 0, - 0.4 ,
- 0.55, - 0.75, - 1, - 1.6, - 2.3, - 3 and - 4. In this measurement, the magnitude of
the state of the processing unit (D/A input) was at maximum. The ratio can be used
to assess the power efficiency. If no current scaling were performed in the multipliers,
the power efficiency with small weights would be worse.
The next measurement was carried out to assess the accuracy of the A/D and D/A
converters and the linearity of the multiplier with different weights. A DAC was used
to control a multiplier and the result was A/D converted. The same was repeated for
weights 1.6, 2.3, 3 and 4. For each weight, the ADC reference current was set so that
the maximum DAC input code corresponded to the maximum ADC output code. The
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Figure 5.20 Measured A/D output codes vs. D/A input codes with different weights controlling
the multiplier.
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Figure 5.21 Measured signal to bias ratio of the multiplier with weights ranging from -4 to 4.
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Figure 5.22 Difference of measured A/D output and desired A/D output vs. D/A input codes
for weights 1.6, 2.3, 3 and 4.
aim was to keep the reference current as large as possible in order to maintain the
conversion speed. Therefore, in this measurement, ADCD was used to remove the bias
current, while ADCQ was used to sample the state derivative. Figure 5.22 shows the
ADCQ output codes subtracted by the desired A/D output code vs. D/A input codes
for weights 1.6, 2.3, 3 and 4. This differs from standard INL because, in addition to
nonidealities of the A/D converter, the multiplier and D/A converter affect the result.
Since the large weights are formed by scaling, the nonlinearities of weights 1 and 4,
for example, are the same.
Figure 5.23 shows the quadratic and cubic couplings measured with the largest
positive weight from a multiplier within a processing unit. The bias current was
eliminated with ADCQ, while DAP1 was used to generate the quadratic and cubic
activation functions. The resulting current was sampled with ADCD. First, the mul-
tiplier connected to the quadratic self-feedback term was controlled with the largest
positive weight (four), while the cubic term was controlled with zero weight. The
A/D-converted result appears as the dashed curve in the figure. The procedure was
repeated for the cubic term (solid curve). Ideal quadratic (dash-dot curve) and cubic
(dotted curve) terms are included in the figure for comparison.
Data for assessing the accuracy of the analog couplings was measured so that the
D/A converters in all PUs were controlled with maximum magnitude. Also, weight
A ô 1 õ22 was at maximum magnitude (four) and all other weights were zero. The multiplier
output current was measured (with the ADCs of the PUs) from all four quadrants and
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Figure 5.23 Measured A/D output codes vs. D/A input codes with quadratic and cubic cou-
plings.
all processing units of a chip. The same was repeated with weights A . 2 /22 and A .
3 /
22 .
The ratio of standard deviation and absolute value of mean for linear couplings was
4.4%, for square couplings 7.3% and for cubic couplings 7.4%. These figures include
the data of 144 processing units measured from the same chip. In all other cases,
the sampling time in the measurements of this section was 3.3µs, except the INL
measurement with weight 1.6 was measured with a sampling time of 5.9µs.
5.5.3 Integrator
The evolution of the state of an individual PU can be easily tracked. The following ex-
ample is included in order to demonstrate this feature. Figure 5.24 shows the evolution
of the state of a PU when rii 0 j j 0 kk 1 n 2 increases with n. The measurement was carried
out so that the state xii 0 j j 0 kk 1 n 2 was initialized to 70 (the allowed range extends from -
128 to 127). Then a template with positive cubic self-feedback was run and integration
was performed. The solid line represents the state evolution when Heun’s method of
integration is used and the dashed line is measured using Euler’s integration method.
The slope of the solid curve increases faster because of the prediction/correction prop-
erty of Heun’s method.
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Figure 5.24 Measured state of a processing unit vs. iteration round. The solid curve is inte-
grated with Heun’s method and the dashed curve with Euler’s method.
5.5.4 Processing of Data
Even if the chip is designed to process non-topographically arranged data, in order to
illustrate the operation, it is meaningful to show measured examples of data processing
in which the results can be visually verified. As Equation 4.6 shows, the integration
step h can be altered with the aid of kA. Furthermore, kA can be scaled with the ADC
reference current. In this measurement, the integration step was scaled to 0.1 (kA 3 10 4
and the sampling time was 700ns. Here a faster sampling time was possible than with
the measurements of Section 5.5.2 because the higher ADC reference current also
speeds up the A/D conversion. A pattern generator was used to produce the integration
signals; the time of performing one complete iteration round with Heun’s method of
integration was 166.4µs. Figure 5.25 shows the 72 5 72 data that was obtained after
220 iterations with linear and cubic positive coupling to SE neighbor when the initial
data was such that one pixel (5,67) was initialized to black (-128), pixel (55,60) to
white (127) and the rest of the pixels were initialized to gray (zero). The processing
example shown in Figure 5.25 demonstrates that couplings between different data
blocks (data is processed in blocks of 2 5 72) and the horizontal cyclic boundary work.
The next processing example demonstrates the use of the quadratic and cubic acti-
vation functions. In the following, the previous processing result was used as the initial
state of the next operation. Pixels, (65,68) and (66,68) were initialized to white, pixels
(69,68) and (70,68) to black and the rest to gray. Figure 5.26a) presents a 10 5 9 data
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Figure 5.25 Data after growing 220 iterations to SE direction.
showing these pixels. Figure 5.26b) shows the data after running five iterations with
a linear negative coupling to W and E directions and a cubic positive self-feedback.
Figure 5.26c) shows the data after running five iterations with a negative cubic self-
feedback and a weak linear positive self-feedback. This reduces the contrast. Figure
5.26d) shows the data after five iterations with a positive quadratic self-feedback and
a weak positive self-feedback. This makes the white areas whiter.
A problem with the implemented chip is that the bias voltages VRESX1, VRESX2
and VRESX3 of the multiplier and the polynomial circuits were delivered to the PUs
a) b) c) d)
Figure 5.26 Processing of data: a) initial state, b) growing to W and E directions, c) contrast
reduction, d) whitening of white pixels.
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a) b)
Figure 5.27 Initial 72 6 72 data. Measured low pass filtered data.
using too narrow wires. Therefore, when there are a lot of nonzero states of PUs,
the bias voltages do not stay constant. This results in the subtraction of bias currents
not working properly. The problem can be overcome by scaling down the DAC refer-
ence currents and by increasing the resistances of the I/V converters. The resistances
can be increased by lowering gate voltages VRESX1, VRESX2 and VRESX3 of the
transistors that are used for I/V conversion. However, this slows down the speed and
degrades the quality of the polynomial terms.
Figure 5.27 demonstrates the processing of a 72 7 72 data in which there are a lot
of nonzero states. It was measured with downscaled DAC reference currents and the
slow control setup. The processor was initialized with data shown in Figure 5.27a).
A low pass filtering template was programmed to the network. Five iterations with
Heun’s method were processed. The measured low-pass filtered data is shown in
Figure 3b).
5.5.5 Processing Speed and Power Consumption
The maximum processing speed and power consumption were measured by using a
pattern generator for controlling the fast switching integrator signals. As mentioned
above, the time of performing one complete iteration round with Heun’s method of
integration was 166.4µs. The sampling speed of ADCQ and ADCD was 700ns. Prior
to conversion with ADCQ or ADCD, 100ns was allocated for analog computation. Re-
membering that the sampling of the bias current is performed before every sampling
of signal current and that Heun’s integration method is a two-step process, the sam-
pling of both ADCQ and ADCD takes 1600ns during the processing of one data block,
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together contributing 72.2% of the total time of an iteration round. The changing of
the layers takes 1020ns per data block which contributes 22% of the total time of the
iteration round. The rest of the 166.4µs goes to digital integration. Two things made
the speed slower than expected. Changing the layer took a long time because too weak
drivers were used in the decoders. Also, the 700ns sampling speed was worse than the
simulated 200ns; the degradation was probably due to too weak drivers of the A/D
control signal generator. It should be noted that here the bias current was sampled
before each sampling of the signal current. If an analog current memory were used to
sample the bias current, the speed would increase. The computing speed of the cellular
array processor can also be described using multiplication and addition operations per
second (XOPS) [30]. Since the computing time of one Heun’s iteration for a 72 7 72
data is 166.4µs, the peak computing speed is 72 8 72 8 29 8 2 8 2 9 166 : 4µs ; 3 : 6G XOPS.
It was calculated by assuming that all 27 multipliers and both polynomial terms are
used.
The power consumption during processing was measured by setting the magni-
tudes of all weights to unity and by initializing the 72 7 72 data randomly to have a
value between -128 and 127. Then the Heun’s integration algorithm that was used in
the previous processing examples was modified so that contents of REG Y were not
updated. Otherwise the integration algorithm remained the same and the bias settings
were the same as in the processing examples of Figures 5.25 and 5.26. The power
consumption was measured while the integration algorithm was running in a loop.
The measured analog and digital power consumptions were 154.2mW and 37.7mW,
respectively, yielding a total power consumption of 191.9mW. Therefore, the chip can
perform 18.7G XOPS/W.
5.5.6 Discussion
The proof of concept cellular array processor described in this chapter gives some
insight into the potential computing capabilities of this type of design. The chip was
designed to enhance the ease of testing; all memories on chip are static, for example.
The first objective of this chapter was to demonstrate that the computing capabilities
required by the epilepsy application (see Chapter 3) can be realized with the mixed-
mode CNN architecture. Even if a lot of optimizations can be performed to improve
the design, the measured chip showed good performance.
The second objective was to give data for assessing the accuracy and applicabil-
ity of a mixed-mode CNN, in other words, to indicate whether reliable results can be
obtained even if analog processing is used. The statistical data provided in Section
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5.5.2 can be used for this purpose. The accuracies of the linear, quadratic and cubic
couplings were described by showing the measured standard deviation over mean val-
ues. If more accuracy is needed, the matching of analog transistors can be improved
by scaling up their sizes.
The sizes (W 9 L, in µm) of transistors M1 and M2 in the multiplier of Figure 5.7
are 1.5/1.5 and 4/0.75, respectively. Noting that transistors M1 and M2 occupy only
25% of the area of the multipliers, accuracy can be improved without a large penalty
in terms of the area. Also, as can be observed from the figures, the sizes of transistors
in Figures 5.9 and 5.11 as well as the size of transistor MR1 in Figure 5.7 are small.
Since the total area of a PU is 0.042mm2, these transistors can also be increased with-
out a large effect on the total area. However, in any case, the accuracy is ultimately
limited by processing variations and this prevents the use of this kind of a mixed-mode
architecture for applications requiring high accuracy. The analog transistors occupy
roughly 17% of the total area of a PU. Therefore, the design scales down relatively
well with the process.
5.5.7 Summary of Characteristics
In this section, characteristics of the implemented cellular array processor (CAP) are
summarized. Also provided is the corresponding information of selected array com-
puter realizations of other research groups. Since the CAP is the first implemented
CNN chip with polynomial feedback templates, a direct comparison of the chips is
not meaningful. However, Table 5.4 summarizes some common characteristics that
can be used to assess the CAP design with respect to the state of the art. Only realiza-
tions that can process gray-scale information and have programmable templates are
included in the table.
The digital emulated CNN (CASTLE [31]) realization holds 24 PUs on chip. Each
PU has an arithmetic unit including a digital multiplier. A section of data is stored on
chip, while the main memory is outside the chip. Euler’s integration method is used to
update the FSR state data. The three analog realizations shown in Table 5.4 all employ
continuous-time analog integration to update the cell state and use analog multipliers.
The APAP chip [16] is the only one that realizes the CNN dynamics according to the
original CNN theory, while the ACE chips rely on the FSR model. The virtual array
size shown in Table 5.4 is used to describe how large the data can be for the array
to process it without having to rely on global I/O operations. The I/O of CASTLE,
ACE16k and CAP is digital, whereas APAP and ACE4k transmit and receive data in
analog form. The weights are conveyed in analog form to the APAP, whereas the rest
References 103
Design CASTLE
[31]
APAP
[16]
ACE4k
[18]
ACE16k
[19]
CAP
Technology 5M 0.35 2M 0.7 3M 0.5 5M 0.35 6M 0.25
Array Size 24 20 7 20 64 7 64 128 7 128 2 7 72
Virtual Array Size N/A N/A N/A N/A 72 7 72
# of Transistors N/A N/A < 106 3 : 75 8 106 1 : 027 8 106
# of Transistors per
PU
N/A N/A 172 198 7092
Array Area in mm2 N/A 24 51 91 6.1
Die Size in mm2 100 N/A 87 130 10
PUs/mm2 N/A 16.7 81 180 23.6
State Representa-
tion
digital analog analog analog digital
State Dynamics FSR CNN FSR FSR FSR
Integration Method Euler CT ana-
log
CT ana-
log
CT analog Heun
Number of Multi-
pliers/PU
1 10 20 12 27
I/O digital analog analog digital digital
# of bits to repre-
sent state
12 N/A N/A N/A 8
weight programma-
bility
digital analog digital digital digital
Polynomial Order 1 1 1 1 1,2 and 3
Available Tem-
plates
A,B,I A,B,I A,B,I A,B,I 3 7 A
Power consumption N/A 150mW 1.2W 4W 192mW
Table 5.4 Summary of characteristics of selected array processors.
of the chips have digitally programmable weights.
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Chapter 6
Development of Future Array
Processors
When hardware is selected for a certain processing task in a commercial product, the
manufacturer chooses the best possible alternative. The underlying criteria that the
decision is based on can include, for example, power consumption, speed, accuracy,
size, cost, yield and long and short term reliability. Other aspects are re-usability in
different designs and processes and the programmability of the device. Even if a par-
ticular hardware alternative were to yield the best combination of qualities at a certain
moment, the development of technology might quickly change the situation. What
makes things even more complicated is that combinations of different technologies
may yield the best total performance. Totally new technologies have to be superior
to existing ones in order to become commercially appealing. This is because of, for
example, the risks associated with new technologies and the lack of circuit design-
ers that have competence in the area of the new technology. Anyhow, if an emergent
technology has large advantages in terms of characteristics such as computing speed,
it may act as an enabling technology for a whole new range of applications. When it
comes to array processors, analog realizations may have, for example, a speed advan-
tage over their digital counterparts, whereas digital realizations are less risky. Section
6.1 highlights some aspects regarding the choice of hardware for future array proces-
sors. Section 6.2 describes how the cellular array processor described in Chapter 5
could be improved.
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6.1 Choice of Hardware for Future Array Processors
So far commercial array processors have mostly been digital realizations; for example,
C = RAMs have been used in graphics accelerator cards and CAMs in lookup tables.
Also, chips that combine sensing and processing (NSIP type processors [1]) are com-
mercially available. In addition to this, commercial analog/mixed-mode realizations
are being pursued. Commercialization of analog CNN chips, for example, is ongoing.
Since the development of technology during the next couple of years can be predicted
quite well [2], some trends of building future array processors can also be formed. In
the rest of this section, estimates are given as to how technological development may
affect the choice of hardware in future array processors.
6.1.1 Digital Array Processors
It is obvious that digital array processors will be appealing also as technology devel-
ops. This is because digital array processors can readily utilize dense processes by
packing more transistors into the chip. Also, the reduction of parasitic capacitances
allows faster clock speeds. The downscaling of threshold voltages and maximum op-
erating voltages somewhat complicates the design, but also enables large savings of
power consumption for competent designers. Furthermore, as the interconnection ca-
pacity has increased, the interconnection has become easier.
Multiplication continues to require a lot of computational effort from digital hard-
ware. Therefore, digital hardware may not be the optimal way to realize algorithms
that require a lot of multiplications. One way to overcome this is to revise the algo-
rithm so that multiplications do not need to be performed. One example of this is
video coding standard H.26L. Instead of using DCT, H.26L uses a transform in which
only multiplications/divisions with a power of two are allowed [3]. These can be very
conveniently realized digitally by using shifts and additions.
6.1.2 Analog and Mixed-Mode Array Processors
The development of silicon processes is governed by the needs of digital designs. This
is because digital circuits, microprocessors and memories, for example, occupy a large
die area and are manufactured in large quantities. Analog designers that use the latest
digital processes have to live with what is available.
The benefits of the diminishing minimum feature sizes for building large analog/mixed-
mode computational arrays are not as obvious as the benefits for digital designs. Ana-
log processing units cannot be significantly scaled down with the minimum feature
6.2 Improvements in the Mixed-Mode Cellular Array Processor 109
sizes. This is because even if the threshold voltage mismatch improves as processes
advance [4], the mismatch relative to the operating voltage stays more stable [5]. Also,
as highlighted in [6], the current factor mismatch does not seem to scale down with the
process. Furthermore, the decreasing operating voltages make the analog design more
challenging. However, the increasing number of metal layers is a significant benefit
also in the design of analog/mixed-mode array computers. Also, due to the scaling
down of contacts, vias and minimum distances between devices, the total area of an
analog transistor scales down.
One approach is to choose not to use the latest silicon processes. This approach
is suitable for analog designs as [7], for example, shows. Another approach is to use
dedicated or mixed-mode designs. In this approach, simple analog components are
used to carry the main computational burden and these are complemented with digital
circuits. Since the analog parts are composed of simple units (for example, a combina-
tion of current mirrors), re-use even in different processes may be possible with minor
modifications. An important observation is that the sizes of digital memories scale
down with the technology. This makes it appealing to replace at least some analog
memories with a combination of an SRAM and an A/D/A converter.
When commercial analog/mixed-mode array processors are to be build, their per-
formance in the intended operating conditions has to be verified; for example, some
temperature compensation of bias/reference voltage may be necessary in order to ob-
tain correct operation in the whole temperature range. In the epilepsy application that
was described in Chapter 3, an implanted device is targeted. Therefore, the tempera-
ture range of the environment is limited to changes of human body temperature, which
is limited to a few degrees. If an acceptable yield and reliability in different environ-
ments can be obtained with an analog/mixed-mode array processor hardware, in some
commercial applications the dominance of digital hardware could be threatened.
6.2 Improvements in the Mixed-Mode Cellular Array
Processor
In this section, some improvements that could be applied to the cellular array proces-
sor realization of Chapter 5 are shown. Since the transition to processes of smaller
minimum feature sizes is associated with the downscaling of operating voltages, it is
beneficial to design analog circuits using simple circuit primitives. Section 6.2.1 de-
scribes how binary weighted current sources could be used as multipliers in a cellular
array processor. Section 6.2.2 shows an example of an improved polynomial circuit
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for producing quadratic and cubic terms. The simulated DC characteristics of the
improved polynomial circuit follow the ideal quadratic and cubic terms more closely
than the characteristics of the polynomial circuits of Chapter 5. In Section 6.2.3, it
is assumed that a fast control setup is available to control the chip. This opens new
possibilities for realizing the processing units. Section 6.2.3 shows a combination of
top and bottom row PUs in which current memories are used to convey the border
information.
6.2.1 Multiplication with Binary Programmable Current Sources
6.2.1.1 Description of Operation
Figure 6.1 shows a multiplier composed of binary weighted current sources. The input
current is first mirrored using transistor M in to binary weighted transistors M1 > M6.
Control signals B1 > B6 control the currents, the sum of which builds up the sum
current Isum. Depending on the sign of the multiplication, this current is condition-
ally mirrored using current mirror transistors M7 and M8. The use of this kind of
a multiplier has not been favored in CNN implementations so far, mainly because it
requires a lot of global digital control signals to determine the weight. However, in
a mixed-mode CNN, this may turn out to be the optimal multiplier because high end
digital processes have six or more metal layers available for routing. The cellular ar-
ray processor, for example, realized with a 6-metal 0.25µm CMOS process, utilizes
the multiplier described in Section 5.2.3. Three global signals per multiplier (sign,
msb, Vw) were routed to each PU and more could have easily been fitted by decreasing
the aspect ratio of the PU.
The binary weighted current multiplier has some very attractive qualities. Firstly,
the weights are very fast to program digitally. Also, the multiplier does not need to be
biased. Consequently, no autozeroing/sampling of the bias current is needed because
the output current at zero input current is inherently zero. Furthermore, since the
structure is simple, it performs well with low operating voltages.
6.2.1.2 Accuracy
The standard deviation of the output current of the programmable multiplier of Fig-
ure 6.1 can be determined using Equation 5.6. Assume that input transistor M in is
composed of Uin identical (unit) transistors in parallel, and transistors M1-M6 are
composed of 2nm > 1 unit transistors in parallel, then the number of unit transis-
tors connected to the output is Uout ?A@ 0 B 2nm > 1 C . nm is the number of magnitude
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Figure 6.1 Multiplier that utilizes binary weighted current sources.
bits of the weight (nm is six in Figure 6.1). Therefore, the input current is multi-
plied by gain A ; Uout 9 Uin. The standard deviation at the output of the multiplier is
σ
1
Iout 2 ; σ 1 Isum 2 for negative weights, while for positive weights it is obtained from
σ
1
Iout 2 ;GF 2 1 σ 1 Ids 0 7 0 8 2H2 2 I 1 σ 1 Isum 2H2 2 : (6.1)
6.2.2 Improved Polynomial Circuits
Figure 6.2 shows a circuit that can be used to produce either a quadratic or a cubic
term. The parallel combination of transistors M6 (in the linear region) and M7 (in sat-
uration) converts current IR ; IB1 I Iin to voltage Vg 0 1. The currents through transistors
M6 and M7 are
IM6 ; β6 1 Vr > Vt 0 6 2 Vg 0 1 >
β6V 2g 0 1
2
(6.2)
and
IM7 ;
β7
2 1
Vg 0 1 > Vt 0 7 2 2 B (6.3)
respectively, which yield
IR ; 1 β7 > β6 2
V 2g 0 1
2
I
@
β6 1 Vr > Vt 0 6 2 > β7Vt 0 7 C Vg 0 1 I β72 V
2
t 0 7 : (6.4)
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Figure 6.2 Improved circuit for generating the quadratic and cubic terms.
Voltages Vr and Vg 0 1 are referenced to V SS. If the current factors are chosen so that
β7 ; β6, the I/V converter is approximately linear. This is the scaling that is used
for producing the quadratic term. The slope of the I/V converter is R6 0 7 ; ∂Vg 0 1 9 ∂IR.
When β6 O β7, the slope of the I/V converter increases with IR. This kind of scaling is
used in order to obtain I/V characteristics that resemble the cubic term. The benefits of
this I/V converter compared to the one-transistor I/V converters shown in the previous
sections are that no current drawing common mode voltage is needed and only n-type
transistors are used. Transistors M1 > M5 are biased to saturation. The output current
Iout is
Iout ;
β1
2 @
R6 0 7 8 IR > Vt 0 1 C 2 >
β4
β3 Iin > IB2 : (6.5)
Current IB2 is chosen so that Iout at zero Iin is zero. Alternatively, the operating point
current can be subtracted by sampling. The slope of Equation 6.5, namely
∂Iout
∂IR
; R6 0 7 8 β1 @R6 0 7 8 IR > Vt 0 1 CP> β4β3 B (6.6)
should be zero when Iin is zero (IR ; IB1) . This holds if
R6 0 7 8 β1 1 R6 0 7 8 IB1 > Vt 0 1 2 ; β4β3 : (6.7)
Simulation results of the quadratic and cubic terms are shown in Figure 6.3. The
simulation was carried out using ELDO with level 59 parameters of a 0.18µm CMOS
process. The operating voltage in the simulations was 1.8V. Bias currents (IB2) in the
simulations were 1.1µA for the quadratic term and 0.5µA for the cubic term. Compared
to the quadratic and cubic terms shown in Figure 5.10, the curves in Figure 6.3 follow
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Figure 6.3 Simulated and ideal quadratic and cubic terms using circuit shown in Figure 6.2.
the ideal quadratic and cubic terms more closely.
The standard deviation of the output voltage Vg 0 1 of the I/V converter is determined
using
∆Vg 0 1 ;
∂Vg 0 1
∂IR
∆IR I
∂Vg 0 1
∂Vt 0 6
∆Vt 0 6 I
∂Vg 0 1
∂Vt 0 7
∆Vt 0 7 B (6.8)
where the current factor mismatches have been omitted. The partial derivatives of
Equation 6.8 can be obtained by turning Equation 6.4 into implicit form and by dif-
ferentiating the implicit function. The resulting standard deviation can be obtained
from
σ
1
Vg 0 1 2 ;RQ S
σ
1
IR 2
gm 0 R T
2
I
S β6 8 Vg 0 1 σ 1 Vt 0 6 2gm 0 R T
2
I
S
β7 1 Vg 0 1 > Vt 0 7 2 σ 1 Vt 0 7 2
gm 0 R T
2
B (6.9)
where transconductance gm 0 R is defined as gm 0 R ; ∂IR 9 ∂Vg 0 1. The variance of current
IR is obtained from the sum of variances of transistors M2 and M3. The standard devi-
ations of the currents of transistors M2-M5 can be computed using Equation 5.4. Fur-
thermore, the standard deviation of the drain-source current of transistor M1, namely
σ
1
Ids 0 1 2 can be computed similarly to Equation 5.24. The variance at current Iout is
obtained by appending variances of the currents of transistors M4 and M5 to σ2
1
Ids 0 1 2 .
Equation 6.9 shows that the standard deviation of voltage Vg 0 1 may cause accuracy
problems. Since transistor M1 is biased using current IB1, the size of transistor M2
needs to be large. It is also important that transistors M6 and M7 are sized so the their
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threshold voltage variations are small. Transistor M5 can be made small since IB2 is
small. If the operating point cannot be defined accurately enough using current bias-
ing, transistors M2, M6 and M7 can be replaced with, for example, an I/V converter
such as that of Figure 5.9 or 5.11.
6.2.3 Intra-Block Couplings Using Current Memories
If a fast control environment is available for chip measurements, the couplings be-
tween data blocks can be realized by utilizing current memories. This way, only one
D/A converter is needed in a PU and the digital memories in the integrator do not need
to be accessible from two layers simultaneously. Figure 6.4 shows the top and bottom
row PUs of column j j when a 72 7 72 data is processed and the data is partitioned
using Equation 4.11 with Ry ; 36 and Rx ; 1. The PUs are simplified in the figure
so that the A/D converter is not shown and only the digital memory within the digital
integrator is shown. Also, no polynomial circuits are shown in the figure. Data unit
1
1 B j j B 37 2 is the bottom row border condition and data unit
1
2 B j j B 0 2 is the top row
border condition. The switches in the figure are drawn to their position when control
signal ct is HI (and control signal ct is LO). Write signals φ1 and φ2 are used to sam-
ple current memories c mem1 and c mem2. The layer being processed is identified by
L
?U@
0 B 36 C , while signal S is used to identify the moment at which a sample is taken
with the A/D converter. The control signals as a function of time during one iteration
round are shown in the bottom of Figure 6.4. The processing proceeds so that first L
equals zero and control signal ct is HI. Next, current memories c mem1 in both PUs
are written using φ1. Then L ; 1, ct is turned LO and memories c mem2 in both PUs
are written using φ2 and the state derivative is sampled with the aid of control signal S.
After that, L is consecutively incremented by unity and ct is HI for even L and LO for
odd L. Furthermore, c mem1 is written using φ1when L is even and c mem2 is written
using φ2 when L is odd. This way, the data available for the multipliers is what is
required in Equations 4.13 and 4.14.
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Chapter 7
Conclusions
In this thesis, the realization of an array processor for computing algorithms that can
be described using the theory of polynomial CNNs was described. The array pro-
cessor was to meet the needs of an algorithm for analyzing brain electrical activity
in epilepsy in order to predict the onset of an epileptic seizure. The work towards
completion of this thesis proceeded so that first the characteristics of the epilepsy
prediction algorithm were highlighted and potential realization alternatives were as-
sessed. A mixed-mode CNN that could be used to realize a polynomial CNN was
introduced. The mixed-mode CNN stores data robustly in the digital domain and uses
analog arithmetic circuits for multiplication and for generating the polynomial terms.
In a mixed-mode CNN, the polynomial terms can be realized using one-quadrant cir-
cuits, while four-quadrant operation can be achieved by multiplexing. Furthermore,
this thesis describes how a mixed-mode CNN can be realized so that data can interact
globally even if partitioned data is processed.
Based on the requirements of the epilepsy algorithm and the mixed-mode architec-
ture, a mixed-mode cellular array processor was realized. In the realized array proces-
sor, the processing units are coupled with programmable polynomial (linear, quadratic
and cubic) first-neighborhood feedback terms. The processor combines analog and
digital processing so that the couplings and the polynomial terms are implemented
with analog blocks, whereas the integrator is digital and A/D and D/A converters are
used to interface between them. A 10mm2, 1.027 million transistor cellular array pro-
cessor with 2 7 72 processing units and 36 layers of memory in each was manufactured
using a 0.25µm digital CMOS process. The array processor can perform gray-scale
Heun’s integration of spatial convolutions with linear, quadratic and cubic activation
functions for a 72 7 72 data while keeping all I/O operations during processing local.
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One complete Heun’s iteration round takes 166.4µs, while the power consumption
during processing is 192mW. Experimental results of statistical variations in the mul-
tipliers and polynomial circuits were shown.
The realized mixed-mode cellular array processor shows that it is possible to real-
ize a polynomial CNN using the mixed-mode CNN architecture. The measured pro-
cessing variations can be used to assess the obtainable accuracy, and furthermore, the
applicability of the mixed-mode design to the epilepsy prediction algorithm and other
algorithms described using polynomial CNN theory. Descriptions regarding potential
improvements in the implemented cellular array processor were described.
Being a combination of analog and digital processing units, the mixed-mode CNN
is an attempt to combine the benefits of the continuously diminishing digital gates
and the compactness of analog computing. The world of electronics is becoming
increasingly digital. However, when it comes to devices that have to process large
quantities of sensory information, in some applications there may be a demand for
analog/mixed-signal array processing also in the future.
Appendix A
Chip Microphotograph
Figure A.1 Microphotograph of the chip.
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Appendix B
Description of Control Signals
The following tables show the control signals of the implemented cellular array pro-
cessor. The chip is bonded into a PGA-144 package. The control, bias and test signals
are grouped so that Tables B.1 and B.2 are integrator control signals and signals in
Table B.3 control the global I/O. Table B.4 shows the two least significant row ad-
dress signals and the column activation signals. Table B.5 shows the addresses that
are used to identify the layer and weight addresses, msb of row address and write sig-
nal of weights. Table B.6 shows the 8-bit global I/O bus. The bus can be written using
3V signals, but the output HI level of the bus is 1.8V. Table B.7 describes test pins
that can be used to measure the test structures of the dummy PU and the A/D control
signals. Table B.8 describes the different bias and reference voltages and currents that
are needed on chip. Table B.9 shows the operating voltages and corresponding pins
used in this design. Finally, Table B.10 shows typical values of the bias and reference
voltages.
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signal name pin # explanation
SAMPLE 98 ADC sample signal, rising edge starts A/D conversion
WR_1 131 write signal of REG_1, active HI
WR_2 129 write signal of REG_2, active HI
WR_Y 130 write signal of REG_Y, active HI
WR_CMB 118 write signal of REG_CMB, active HI
ADD_CT 120 controls whether REG_Y or from_A/D controls the
bottom input of the adder (when HI, from_A/D is cho-
sen)
RG2_CT 121 controls whether REG_CMB or from_A/D is fed to
REG_2 (when HI, REG_CMB is chosen)
WR_Y 122 controls whether REG_1 or REG_Y controls integra-
tor outputs rg_C and rg_B (when HI, REG_1 is cho-
sen)
Table B.1 Integrator control signals, byte 1. Denoted by INT EG1 X 8 Y 1 Z in Figure C.1.
signal name pin # explanation
Z_AD 115 zero SRAMs in A 9 DD
Z_PRT 116 zero SRAMs in A 9 DQ
WR_D 114 enables writing of SRAM in ADCD together with
CT[6]-CT[0], active HI
WR_Q 113 enables writing of SRAM in ADCQ together with
CT[6]-CT[0], active HI
N_GATE 83 pass-gate control, HI connects voltage V_MID to data
bus (precharge)
SW 132 HI opens a conditional pull-down path in the output
driver of the SRAM (LO during precharge)
COL_EN 140 column decoder enable, active HI
EN_DEC_W 48 enable decoder that produces layer activation signals
act[36]-act[1] or weight activation signals WR[27]-
WR[1], active HI
Table B.2 Integrator control signals, byte 2. Denoted by INT EG2 X 8 Y 1 Z in Figure C.1.
signal name pin # explanation
RD_GBRG1 125 global read of SRAM REG_1, active HI
RD_GBRG2 128 global read of SRAM REG_2, active HI
RD_GBRGY 127 global read of SRAM REG_Y, active HI
RD_GB_OFF 117 global read of SRAM in A 9 DQ, active HI
WR_GBRG1 123 global write of register REG_1, active HI
WR_GBRG2 124 global write of register REG_2, active HI
WR_GBRGY 126 global write of register REG_Y, active HI
WR_BIAS 3 write SRAM in dummy PU, active HI
Table B.3 Global I/O control signals. Denoted by GB IO X 8 Y 1 Z in Figure C.1.
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signal name pin # explanation
ROW_A1 97 row address bit (lsb), when row address is address 0H
the highest row is activated
ROW_A2 96 row address bit
COL_A6 139 column decoder address bit (msb), address 00H acti-
vates the left column
COL_A5 138 column decoder address bit
COL_A4 137 column decoder address bit
COL_A3 136 column decoder address bit
COL_A2 135 column decoder address bit
COL_A1 134 column decoder address bit (lsb)
Table B.4 Column activation signals and two least significant row address signals. Denoted by
DEC1 X 8 Y 1 Z in Figure C.1.
signal name pin # explanation
WR_W 55 write signal of SRAMs that are used to store the
weights, active HI
ROW_A3 89 row address bit (msb)
AD6 49 decoder address bit (msb) identifies layer activation
signals act[36]-act[1] and weight activation signals
WR[27]-WR[1]
AD5 50 decoder address bit
AD4 51 decoder address bit
AD3 52 decoder address bit
AD2 53 decoder address bit
AD1 54 decoder address bit (lsb)
Table B.5 Layer and weight decoder addresses, msb row address and write signal of weights.
Denoted by DEC2 X 8 Y 1 Z in Figure C.1.
signal name pin # explanation
GB_BUS8 43 global input/output bus (msb)
GB_BUS7 42 global input/output bus
GB_BUS6 41 global input/output bus
GB_BUS5 40 global input/output bus
GB_BUS4 39 global input/output bus
GB_BUS3 38 global input/output bus
GB_BUS2 37 global input/output bus
GB_BUS1 36 global input/output bus (lsb)
Table B.6 Global digital I/O bus. Output HI level is 1.8V. Denoted by GB BUS X 8 Y 1 Z in Figure
C.1.
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signal name pin # explanation
WX1_SW 67 pin that allows the weight voltage corresponding to
A [ 1 \1 0 3 to be measured outside the chip
V_X1 143 voltage corresponding to linear term in dummy PU,
connected to ground during processing
V_X2 141 voltage corresponding to quadratic term in dummy
PU
V_X3 142 voltage corresponding to cubic term in dummy PU,
connected to ground during processing
I_1P_OUT 144 I ] output current of dummy PU, from a p-mirror
(scaled up by two)
I_TO_1P 44 external current to I ] input of leftmost PU in second
row for testing of ADC, divided by 6 before conver-
sion
SW1_OUT 82 ADC control signal CT[0] driven outside the chip, in-
cluded in order to find out conversion time and length
of pulse (pulse ratio)
V_MID 88 precharge voltage, generated on chip, can be driven
also externally
Table B.7 Test voltages and currents that can be measured outside the chip.
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signal name pin # explanation
VRESX1 74 gate bias of n-type I/V converter corresponding to lin-
ear term
VRESX2 111 gate bias of p-type I/V converter corresponding to
quadratic term, negative, unprotected pad
VRESX3 75 gate bias of n-type I/V converter corresponding to cu-
bic term
VCMX1 70 bias voltage of n-type I/V converter corresponding to
linear term
VCMX2 69 bias voltage of p-type I/V converter corresponding to
quadratic term
VCMX3 73 bias voltage of n-type I/V converter corresponding to
cubic term
VSSA_X2 68,
112
source voltage of transistor M1 in the circuit for pro-
ducing the quadratic term
BIAS_W 56 bias voltage of the I/V converter used in the genera-
tion of weights
DELAY_BIAS 81 controls delay of current starving inverter in A/D gen-
eration block, connected to a current mirror
BI_PULLD 133 pull-down bias of multiplier, connected to gate
BI_PU 119 pull-up bias of full adder and half adder in integrator,
connected to gate
V_I_DAC 45 reference voltage/current of in-cell DACs, the current
is divided by 2 in the converter
NOTE: V_I_DAC is connected to VSS if WR_Q is
active (HI)
if WR_Q is LO, V_I_DAC is at bias voltage, see typ-
ical values in Table B.10
V_I_AD 46 reference voltage/current of ADCs, the current is di-
vided by 2 in the converter
V_I_W 47 reference voltage/current of the ADC that is used to
generate the weights, input current is divided by 2
Table B.8 Bias and reference voltages.
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signal name pin # explanation
VDD 77, 78, 85, 86, 93, 94,
101, 102
3V digital operating voltage
VDD25 76, 79, 84, 87, 92, 95,
100, 103
2.5V digital operating voltage
VSS 4, 6, 9, 11, 12, 14, 17,
19, 20, 22, 25, 27, 28,
30, 33, 35, 90
digital ground
VDDA 5, 10, 13, 18, 21, 26,
29, 34
3V analog operating voltage
VSSA 7, 8, 15, 16, 23, 24,
31, 32, 91
analog ground
VDD_MEM 57 3V operating voltage of weight mem-
ory and register REG_B in dummy PU
Table B.9 Operating voltages.
signal name voltage (and the corresponding current if applicable)
BI_PU 1.807 (fast)-1.945 (slow)
BI_PULLD 0.352
VSSAX2 0.224, the load current is up to 1.7mA
VCMX1 0.617, the load current is up to 5mA
VCMX2 0.615, the load current is up to 1.7mA
VCMX3 0.502, the load current is up to 1.7mA
VRESX1 2.347
VRESX2 -0.795
VRESX3 2.053
BIAS_W 0.265
V_I_W 0.941, corresponding current 14.2µA
V_I_AD 0.746, corresponding current 3.7µA, 0.776, corresponding
current 5.2µA.
V_I_DAC 0.685, corresponding current 2,1µA, 0.713, corresponding
current 2.75µA
DELAY_BIAS 0.454, corresponding ADC sampling time ts is 3.3µs. 0.527,
corresponding ADC sampling time ts is 700ns
Table B.10 Typical bias voltages/currents.
Appendix C
Measurement Setup
The functional measurements of the chip were carried out using a PCB measurement
board that was designed specifically for the implemented chip. Since the speed of the
measurement board is limited, the speed and power measurements were completed
using a pattern generator. In this appendix, the measurement setup that was used in
the functional measurements and the speed/power measurements is explained.
C.1 Measurement Board
A PCB measurement board was built using discrete digital logic circuits, latches,
buffers (74HC series) and SRAMs. The parallel port of a PC was used to control
the measurement board. The port was programmed using C programming language.
The PC was also used to provide the data to/from the chip and to display the data.
The parallel port of a PC is composed of three ports, namely data port, control port
and status port. In the measurement board the eight bits of the data port serve as a
bi-directional data bus, while the control port is used to provide the board with four
control signals.
Figure C.1 shows a block diagram of the measurement board. The board is com-
posed of five SRAMs, latches, buffers and logic circuits. The bi-directional data port
of the PC is connected to bus PC IO
1
8 B 1 2 in the measurement board. Bi-directional
data bus GB BUS
1
8 B 1 2 interfaces between the measurement board and the chip. When
data is transferred from PC to the chip, resistors R1 and R2 divide the 5V output volt-
ages of buffer B1 so that 3V signals are conveyed to the chip through buffer B2. The
output HI voltage of data bus GB IO
1
8 B 1 2 is 1.8V when the chip drives it. The operat-
ing voltage of buffer B3 is 3V and the operating voltage of buffer B1 is 5V. Therefore,
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the output HI voltage is scaled up before writing it to the PC. Latches 7 and 8 con-
trol chip inputs DEC1
1
8 B 1 2 and DEC2
1
8 B 1 2 while SRAMs 3-5 control chip inputs
INT EG1
1
8 B 1 2 , INT EG2
1
8 B 1 2 and GB IO
1
8 B 1 2 .
Ten control signals (shown on the left side of Figure C.1) are needed to control
the measurement board. However, the parallel port only provides four control sig-
nals. Therefore, a logic part is also included in the measurement board. This is used
to turn the four parallel port signals into ten control signals. The logic part of the
measurement board is shown in Figure C.2.
C.1.1 Control of the Board
C.1.1.1 Control Signals
Table C.1 shows the bits of the control port that are used to control the measurement
board. Bit5 (ena_bidir) is used internally in the parallel port of the PC. It determines
whether the data port is in transmit or receive mode. Signals pcr/w, D, A and pc_clk
are controlled by control port bits bit3, bit2, bit1 and bit0. Signals prc/w, A and pc_clk
are inverted in the parallel port. For example, when HI is written to bit3, pcr/w is LO.
Signal pcr/w is used to control the drivers of the bi-directional data bus on the board.
control
port bit
inverted signal
name
explanation
bit5 - ena_bidir When LO, data is transferred from PC
to board. When HI data is transferred
from board to PC.
bit3 yes prc/w When pcr/w is LO, data is written
from PC to board. When pcr/w LO,
ena_bidir must be HI and data is trans-
ferred from board to PC.
bit2 no D mode bit, controls decoder DEC M
(shown in Figure C.2)
bit1 yes A mode bit, controls decoder DEC M
(shown in Figure C.2)
bit0 yes pc_clk clock signal of the board
Table C.1 Bits of the PC control port and corresponding signals.
C.1.1.2 Operating Modes
The measurement board has four operating modes that are selected by decoding sig-
nals A and D. These modes are explained in Table C.2. The measurement board works
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Figure C.1 Block diagram of the measurement board without control logic.
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Figure C.2 Control logic of the measurement board.
so that first mode bit pc_msb is activated and msb address is written to LATCH_msb.
Similarly, lsb address is written to LATCH_lsb. Then the operating mode is switched
to ena_dec. In this mode, address ad z 16 { 1 | is provided to the SRAMs and decoder
DEC_A. The outputs of DEC_A identify which SRAM or latch is written. Table C.3
shows the addresses of the latches and SRAMs. Each SRAM has a 12-bit address
space (bits ad z 12 { 1 | ) and can therefore store 4096 eight-bit words. The SRAMs are
grouped as shown in Table C.4. SRAM 1 stores the next msb addresses nxt ad z 16 { 9 | ,
SRAM 2 stores the next lsb addresses nxt ad z 8 { 1 | and SRAMs 3-5 store the data of
the control chip inputs INT EG1 z 8 { 1 | , INT EG2 z 8 { 1 | and GB IO z 8 { 1 | . By storing
these data lines to the SRAMs, the measurement board can be programmed.
After the SRAMs and latches are written, the operating mode is switched to pro-
cessing mode (ena_proc is activated). When latch enable signal LE3 is HI (LE1 and
LE2 are LO), the output data of the SRAMs is stored to latches 1-5. Then LE1, LE2
and LE3 are toggled and the output data of latches 1 and 2 (next address nxt ad z 16 { 1 | )
is stored to LATCH_msb and LATCH_lsb. Therefore, when the latch enable signals
are toggled, the SRAMs are read from addresses that are programmed to SRAMs 1
and 2.
C.2 Carrying out the Measurements
Since the measurement board can store control sequences of the chip inputs INT EG1 z 8 { 1 | ,
INT EG2 z 8 { 1 | and GB IO z 8 { 1 | , the I/O bottleneck of the parallel port is somewhat re-
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D A active mode signal explanation of the operating mode
LO LO pc_msb PC writes the msb address to LATCH_lsb
LO HI pc_lsb PC writes the lsb address to LATCH_lsb
HI HI ena_dec decoder DEC_A is enabled, AD(15,13) are
used as decoder inputs and the decoder
outputs activate one of latches 7 or 8 or
SRAMs
HI LO ena_proc processing mode
Table C.2 Measurement board operating modes.
ad z 15 { 13 | active SRAM or latch
0x00 SRAM1 (msb)
0x10 SRAM2 (lsb)
0x20 SRAM3
0x30 SRAM4
0x40 SRAM5
0x50 -
0x60 latch7
0x70 latch8
Table C.3 Programming the SRAMs.
laxed. Data for chip inputs DEC1 z 8 { 1 | and DEC2 z 8 { 1 | is stored in the PC because
decoder input signals are easy to produce by programming with C language in the PC.
The downside is that changing DEC1 z 8 { 1 | or DEC2 z 8 { 1 | takes a relatively long time.
However, the speed is sufficient for functional measurements.
The speed and power measurements were carried out so that first the data to be
processed was loaded into the chip, then the control of chip inputs INT EG1 z 8 { 1 | ,
INT EG2 z 8 { 1 | and DEC2 z 8 { 1 | was given for a pattern generator. The pattern gen-
erator provided the fast switching signals for the chip and the integration sequence
was completed. Then the control of chip inputs INT EG1 z 8 { 1 | , INT EG2 z 8 { 1 | and
DEC2 z 8 { 1 | was given back for the measurement board, and data read from the chip
to the PC.
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SRAM # 1 2 3 4 5
data line nxt ad z 16 { 9 | nxt ad z 8 { 1 | INT EG1 INT EG2 GB IO
Table C.4 Contents of one control line in a program.
